Searched refs:NUM_DISPCLK_DPM_LEVELS (Results 1 - 21 of 21) sorted by relevance

/linux-master/drivers/gpu/drm/amd/display/dc/clk_mgr/dcn315/
H A Ddcn315_smu.h33 #define NUM_DISPCLK_DPM_LEVELS 4 macro
71 uint32_t DispClocks[NUM_DISPCLK_DPM_LEVELS];
/linux-master/drivers/gpu/drm/amd/pm/swsmu/inc/pmfw_if/
H A Dsmu13_driver_if_v13_0_5.h44 #define NUM_DISPCLK_DPM_LEVELS 4 macro
112 uint32_t DispClocks[NUM_DISPCLK_DPM_LEVELS];
H A Dsmu11_driver_if_vangogh.h104 #define NUM_DISPCLK_DPM_LEVELS 7 macro
129 uint32_t DispClocks[NUM_DISPCLK_DPM_LEVELS];
H A Dsmu13_driver_if_v13_0_4.h105 #define NUM_DISPCLK_DPM_LEVELS 8 macro
124 uint32_t DispClocks[NUM_DISPCLK_DPM_LEVELS];
H A Dsmu13_driver_if_yellow_carp.h104 #define NUM_DISPCLK_DPM_LEVELS 8 macro
123 uint32_t DispClocks[NUM_DISPCLK_DPM_LEVELS];
H A Dsmu14_driver_if_v14_0_0.h100 #define NUM_DISPCLK_DPM_LEVELS 8 macro
122 uint32_t DispClocks[NUM_DISPCLK_DPM_LEVELS];
151 uint32_t DispClocks[NUM_DISPCLK_DPM_LEVELS];
H A Dsmu11_driver_if_sienna_cichlid.h42 #define NUM_DISPCLK_DPM_LEVELS 8 macro
60 #define MAX_DISPCLK_DPM_LEVEL (NUM_DISPCLK_DPM_LEVELS - 1)
687 uint16_t FreqTableDispclk [NUM_DISPCLK_DPM_LEVELS ]; // In MHz
1047 uint16_t FreqTableDispclk [NUM_DISPCLK_DPM_LEVELS ]; // In MHz
H A Dsmu11_driver_if_navi10.h43 #define NUM_DISPCLK_DPM_LEVELS 8 macro
57 #define MAX_DISPCLK_DPM_LEVEL (NUM_DISPCLK_DPM_LEVELS - 1)
591 uint16_t FreqTableDispclk [NUM_DISPCLK_DPM_LEVELS ]; // In MHz
H A Dsmu13_driver_if_v13_0_0.h37 #define NUM_DISPCLK_DPM_LEVELS 8 macro
1046 uint16_t FreqTableDispclk [NUM_DISPCLK_DPM_LEVELS ]; // In MHz
1406 uint16_t FreqTableDispclk [NUM_DISPCLK_DPM_LEVELS ]; // In MHz
H A Dsmu13_driver_if_v13_0_7.h38 #define NUM_DISPCLK_DPM_LEVELS 8 macro
1055 uint16_t FreqTableDispclk [NUM_DISPCLK_DPM_LEVELS ]; // In MHz
1399 uint16_t FreqTableDispclk [NUM_DISPCLK_DPM_LEVELS ]; // In MHz
/linux-master/drivers/gpu/drm/amd/display/dc/clk_mgr/dcn316/
H A Ddcn316_smu.h33 #define NUM_DISPCLK_DPM_LEVELS 8 macro
79 uint32_t DispClocks[NUM_DISPCLK_DPM_LEVELS];
H A Ddcn316_clk_mgr.c508 if (clock_table->NumDispClkLevelsEnabled <= NUM_DISPCLK_DPM_LEVELS &&
/linux-master/drivers/gpu/drm/amd/display/dc/clk_mgr/dcn31/
H A Ddcn31_smu.h106 #define NUM_DISPCLK_DPM_LEVELS 8 macro
132 uint32_t DispClocks[NUM_DISPCLK_DPM_LEVELS];
H A Ddcn31_clk_mgr.c585 if (clock_table->NumDispClkLevelsEnabled <= NUM_DISPCLK_DPM_LEVELS &&
/linux-master/drivers/gpu/drm/amd/display/dc/clk_mgr/dcn35/
H A Ddcn35_smu.h77 #define NUM_DISPCLK_DPM_LEVELS 8 macro
105 uint32_t DispClocks[NUM_DISPCLK_DPM_LEVELS];
H A Ddcn35_clk_mgr.c747 if (clock_table->NumDispClkLevelsEnabled <= NUM_DISPCLK_DPM_LEVELS &&
817 find_max_clk_value(clock_table->DispClocks, NUM_DISPCLK_DPM_LEVELS);
/linux-master/drivers/gpu/drm/amd/display/dc/clk_mgr/dcn314/
H A Ddcn314_smu.h51 uint32_t DispClocks[NUM_DISPCLK_DPM_LEVELS];
H A Ddcn314_clk_mgr.c639 if (clock_table->NumDispClkLevelsEnabled <= NUM_DISPCLK_DPM_LEVELS &&
703 bw_params->clk_table.entries[i].dispclk_mhz = find_max_clk_value(clock_table->DispClocks, NUM_DISPCLK_DPM_LEVELS);
/linux-master/drivers/gpu/drm/amd/pm/powerplay/inc/
H A Dsmu11_driver_if.h45 #define NUM_DISPCLK_DPM_LEVELS 8 macro
60 #define MAX_DISPCLK_DPM_LEVEL (NUM_DISPCLK_DPM_LEVELS - 1)
428 uint16_t FreqTableDispclk [NUM_DISPCLK_DPM_LEVELS ];
/linux-master/drivers/gpu/drm/amd/pm/powerplay/inc/vega12/
H A Dsmu9_driver_if.h43 #define NUM_DISPCLK_DPM_LEVELS 8 macro
56 #define MAX_DISPCLK_DPM_LEVEL (NUM_DISPCLK_DPM_LEVELS - 1)
315 uint16_t FreqTableDispclk [NUM_DISPCLK_DPM_LEVELS ];
/linux-master/drivers/gpu/drm/amd/pm/powerplay/hwmgr/
H A Dvega20_processpptables.c344 for (i = 0; i < NUM_DISPCLK_DPM_LEVELS; i++)

Completed in 344 milliseconds