Searched refs:reference_clock (Results 1 - 25 of 25) sorted by relevance

/linux-master/drivers/gpu/drm/xe/
H A Dxe_gt_clock.c78 gt->info.reference_clock = freq;
84 return DIV_ROUND_CLOSEST_ULL(count * NSEC_PER_SEC, gt->info.reference_clock);
H A Dxe_gt_types.h110 /** @info.reference_clock: clock frequency */
111 u32 reference_clock; member in struct:xe_gt::__anon89
H A Dxe_query.c384 gt_list->gt_list[id].reference_clock = gt->info.reference_clock;
H A Dxe_device.c723 drm_printf(p, "\tCS reference clock: %u\n", gt->info.reference_clock);
/linux-master/drivers/gpu/drm/radeon/
H A Drv740_dpm.c130 u32 reference_clock = rdev->clock.spll.reference_freq; local
143 do_div(tmp, reference_clock);
163 u32 clk_s = reference_clock * 5 / (reference_divider * ss.rate);
250 u32 reference_clock = rdev->clock.mpll.reference_freq; local
256 clk_s = reference_clock * 5 / (decoded_ref * ss.rate);
H A Drv730_dpm.c49 u32 reference_clock = rdev->clock.spll.reference_freq; local
68 do_div(tmp, reference_clock);
94 u32 clk_s = reference_clock * 5 / (reference_divider * ss.rate);
169 u32 reference_clock = rdev->clock.mpll.reference_freq; local
170 u32 clk_s = reference_clock * 5 / (reference_divider * ss.rate);
H A Drv770_dpm.c320 u32 reference_clock,
338 (8 * fyclk * reference_divider * post_divider) / reference_clock;
405 u32 reference_clock = rdev->clock.mpll.reference_freq; local
419 rv770_calculate_fractional_mpll_feedback_divider(memory_clock, reference_clock,
447 reference_clock,
502 u32 reference_clock = rdev->clock.spll.reference_freq; local
520 do_div(tmp, reference_clock);
545 u32 clk_s = reference_clock * 5 / (reference_divider * ss.rate);
1707 u32 reference_clock; local
1721 reference_clock
319 rv770_calculate_fractional_mpll_feedback_divider(u32 memory_clock, u32 reference_clock, bool gddr5, struct atom_clock_dividers *dividers, u32 *clkf, u32 *clkfrac) argument
[all...]
H A Dni_dpm.c1224 u32 reference_clock; local
1240 reference_clock = radeon_get_xclk(rdev);
1242 vddc_dly = (voltage_response_time * reference_clock) / 1600;
1243 bb_dly = (backbias_response_time * reference_clock) / 1600;
1244 acpi_dly = (acpi_delay_time * reference_clock) / 1600;
1245 vbi_dly = (vbi_time_out * reference_clock) / 1600;
1247 mclk_switch_limit = (460 * reference_clock) / 100;
2012 u32 reference_clock = rdev->clock.spll.reference_freq; local
2026 do_div(tmp, reference_clock);
2046 u32 clk_s = reference_clock *
2242 u32 reference_clock = rdev->clock.mpll.reference_freq; local
[all...]
H A Dcypress_dpm.c275 u32 reference_clock; local
278 reference_clock = radeon_get_xclk(rdev);
279 mclk_switch_limit = (460 * reference_clock) / 100;
558 u32 reference_clock = rdev->clock.mpll.reference_freq; local
564 clk_s = reference_clock * 5 / (decoded_ref * ss.rate);
H A Dsi_dpm.c3581 u32 reference_clock; local
3593 reference_clock = radeon_get_xclk(rdev);
3595 vddc_dly = (voltage_response_time * reference_clock) / 100;
3596 acpi_dly = (acpi_delay_time * reference_clock) / 100;
3597 vbi_dly = (vbi_time_out * reference_clock) / 100;
4733 u32 reference_clock = rdev->clock.spll.reference_freq; local
4746 do_div(tmp, reference_clock);
4766 u32 clk_s = reference_clock * 5 / (reference_divider * ss.rate);
4855 u32 reference_clock = rdev->clock.mpll.reference_freq; local
4862 tmp = freq_nom / reference_clock;
5973 u32 reference_clock, tmp; local
[all...]
H A Drv770.c788 u32 reference_clock = rdev->clock.spll.reference_freq; local
795 return reference_clock / 4;
797 return reference_clock;
H A Dci_dpm.c934 u32 reference_clock, tmp; local
980 reference_clock = radeon_get_xclk(rdev);
983 reference_clock) / 1600);
2787 u32 reference_clock = rdev->clock.mpll.reference_freq; local
2794 tmp = (freq_nom / reference_clock);
2798 u32 clks = reference_clock * 5 / ss.rate;
3125 u32 reference_clock = rdev->clock.spll.reference_freq; local
3149 u32 clk_s = reference_clock * 5 / (reference_divider * ss.rate);
H A Dsi.c1320 u32 reference_clock = rdev->clock.spll.reference_freq; local
1329 return reference_clock / 4;
1331 return reference_clock;
H A Dcik.c1707 u32 reference_clock = rdev->clock.spll.reference_freq; local
1711 return reference_clock / 2;
1714 return reference_clock / 4;
1716 return reference_clock;
/linux-master/include/uapi/drm/
H A Dxe_drm.h438 /** @reference_clock: A clock frequency for timestamp */
439 __u32 reference_clock; member in struct:drm_xe_gt
534 * The query returns the engine cycles, which along with GT's @reference_clock,
/linux-master/drivers/gpu/drm/amd/pm/powerplay/smumgr/
H A Diceland_smumgr.c805 uint32_t reference_clock; local
817 reference_clock = atomctrl_get_reference_clock(hwmgr);
848 /* clks = reference_clock * 10 / (REFDIV + 1) / speed_spectrum_rate / 2 */
849 uint32_t clkS = reference_clock * 5 / (reference_divider * ss_info.speed_spectrum_rate);
1115 uint32_t reference_clock = atomctrl_get_mpll_reference_clock(hwmgr); local
1123 /* tmp = (freq_nom / reference_clock * reference_divider) ^ 2 Note: S.I. reference_divider = 1*/
1124 tmp = (freq_nom / reference_clock);
1130 /* CLKS = reference_clock / (2 * speed_spectrum_rate * reference_divider) * 10 */
1131 /* = reference_clock * 5 / speed_spectrum_rate */
1132 uint32_t clks = reference_clock *
2092 uint32_t reference_clock; local
[all...]
H A Dtonga_smumgr.c548 uint32_t reference_clock; local
560 reference_clock = atomctrl_get_reference_clock(hwmgr);
591 /* clks = reference_clock * 10 / (REFDIV + 1) / speed_spectrum_rate / 2 */
592 uint32_t clkS = reference_clock * 5 / (reference_divider * ss_info.speed_spectrum_rate);
867 uint32_t reference_clock = atomctrl_get_mpll_reference_clock(hwmgr); local
875 /* tmp = (freq_nom / reference_clock * reference_divider) ^ 2 Note: S.I. reference_divider = 1*/
876 tmp = (freq_nom / reference_clock);
882 /* CLKS = reference_clock / (2 * speed_spectrum_rate * reference_divider) * 10 */
883 /* = reference_clock * 5 / speed_spectrum_rate */
884 uint32_t clks = reference_clock *
2468 uint32_t reference_clock; local
[all...]
H A Dci_smumgr.c1074 uint32_t reference_clock = atomctrl_get_mpll_reference_clock(hwmgr); local
1082 /* tmp = (freq_nom / reference_clock * reference_divider) ^ 2 Note: S.I. reference_divider = 1*/
1083 tmp = (freq_nom / reference_clock);
1087 uint32_t clks = reference_clock * 5 / ss_info.speed_spectrum_rate;
2132 uint32_t reference_clock; local
2187 reference_clock = amdgpu_asic_get_xclk((struct amdgpu_device *)hwmgr->adev);
2189 fan_table.RefreshPeriod = cpu_to_be32((hwmgr->thermal_controller.advanceFanControlParameters.ulCycleDelay * reference_clock) / 1600);
H A Dfiji_smumgr.c909 * clks = reference_clock * 10 / (REFDIV + 1) / speed_spectrum_rate / 2
2136 uint32_t reference_clock; local
2200 reference_clock = amdgpu_asic_get_xclk((struct amdgpu_device *)hwmgr->adev);
2204 reference_clock) / 1600);
H A Dpolaris10_smumgr.c2174 uint32_t reference_clock; local
2242 reference_clock = amdgpu_asic_get_xclk((struct amdgpu_device *)hwmgr->adev);
2246 reference_clock) / 1600);
/linux-master/drivers/gpu/drm/amd/amdgpu/
H A Dsoc15.c325 u32 reference_clock = adev->clock.spll.reference_freq; local
333 return reference_clock / 4;
335 return reference_clock;
H A Dvi.c542 u32 reference_clock = adev->clock.spll.reference_freq; local
551 return reference_clock;
561 return reference_clock / 4;
563 return reference_clock;
H A Dcik.c919 u32 reference_clock = adev->clock.spll.reference_freq; local
923 return reference_clock / 2;
926 return reference_clock / 4;
928 return reference_clock;
H A Dsi.c1469 u32 reference_clock = adev->clock.spll.reference_freq; local
1478 return reference_clock / 4;
1480 return reference_clock;
/linux-master/drivers/gpu/drm/amd/pm/legacy-dpm/
H A Dsi_dpm.c4099 u32 reference_clock; local
4111 reference_clock = amdgpu_asic_get_xclk(adev);
4113 vddc_dly = (voltage_response_time * reference_clock) / 100;
4114 acpi_dly = (acpi_delay_time * reference_clock) / 100;
4115 vbi_dly = (vbi_time_out * reference_clock) / 100;
5279 u32 reference_clock = adev->clock.spll.reference_freq; local
5292 do_div(tmp, reference_clock);
5312 u32 clk_s = reference_clock * 5 / (reference_divider * ss.rate);
5401 u32 reference_clock = adev->clock.mpll.reference_freq; local
5408 tmp = freq_nom / reference_clock;
6491 u32 reference_clock, tmp; local
[all...]

Completed in 554 milliseconds