Searched refs:barrier (Results 176 - 200 of 545) sorted by path

1234567891011>>

/linux-master/arch/powerpc/kernel/
H A Drtas.c2174 barrier();
2182 barrier();
/linux-master/arch/powerpc/kexec/
H A Dcore_64.c190 barrier();
H A Dcrash.c95 * This barrier is needed to make sure that all CPUs are stopped.
254 barrier();
/linux-master/arch/powerpc/kvm/
H A Dbook3s_hv_p9_entry.c685 barrier(); /* Open in_guest critical section */
916 barrier(); /* Close in_guest critical section */
H A Dbook3s_hv_p9_perf.c76 barrier();
78 barrier();
188 barrier();
190 barrier();
/linux-master/arch/powerpc/lib/
H A Dqspinlock.c157 * This provides a release barrier for publishing node, this pairs with the
158 * acquire barrier in get_tail_qnode() when the next CPU finds this tail
267 * previous val (which is the control dependency), this barrier
268 * orders the release barrier in publish_tail_cpu performed by the
270 * after the barrier.
553 barrier();
565 * Issues an lwsync, serving as a release barrier, as well as a
566 * compiler barrier.
592 smp_rmb(); /* acquire barrier for the mcs lock */
680 * Unlock the next mcs waiter node. Release barrier i
[all...]
/linux-master/arch/powerpc/mm/book3s64/
H A Dhash_pgtable.c488 barrier();
H A Dslb.c691 barrier();
729 barrier();
/linux-master/arch/powerpc/perf/
H A Dcore-book3s.c1180 barrier();
1338 * The barrier is to make sure the mtspr has been
H A Dcore-fsl-emb.c176 barrier();
212 * interrupts. The barrier is to make sure the
/linux-master/arch/powerpc/platforms/85xx/
H A Dsmp.c55 barrier();
89 barrier();
105 barrier();
418 barrier();
/linux-master/arch/powerpc/platforms/embedded6xx/
H A Dusbgecko_udbg.c64 barrier();
118 barrier();
156 barrier();
181 barrier();
/linux-master/arch/powerpc/platforms/pasemi/
H A Dsetup.c117 barrier();
/linux-master/arch/powerpc/platforms/powermac/
H A Dsmp.c381 barrier();
387 barrier();
424 barrier();
462 barrier();
469 barrier();
487 barrier();
/linux-master/arch/powerpc/platforms/powernv/
H A Didle.c252 barrier();
H A Dopal-msglog.c13 #include <asm/barrier.h>
46 /* Now we've read out_pos, put a barrier in before reading the new
H A Dsetup.c61 if (fw_feature_is("enabled", "inst-spec-barrier-ori31,31,0", np))
98 if (fw_feature_is("disabled", "needs-spec-barrier-for-bound-checks", np))
413 barrier();
H A Dsubcore.c156 barrier();
321 barrier();
/linux-master/arch/powerpc/platforms/pseries/
H A Ddtl.c75 barrier();
394 barrier();
H A Dlpar.c384 barrier();
/linux-master/arch/powerpc/sysdev/
H A Dfsl_rio.c73 #define ___fsl_read_rio_config(x, addr, err, op, barrier) \
76 " "barrier"\n" \
H A Dudbg_memcons.c18 #include <asm/barrier.h>
/linux-master/arch/powerpc/xmon/
H A Dxmon.c473 barrier();
624 barrier();
1265 barrier();
/linux-master/arch/riscv/include/asm/
H A Dbarrier.h3 * Based on arch/arm/include/asm/barrier.h
47 * This is a very specific barrier: it's currently only used in two places in
50 * mandates a barrier on RISC-V. The sequence looks like:
73 #include <asm-generic/barrier.h>
H A Dbitops.h15 #include <asm/barrier.h>
254 * It also implies a memory barrier.
311 * This operation is atomic and provides acquire barrier semantics.
325 * This operation is atomic and provides release barrier semantics.
339 * It does provide release barrier semantics so it can be used to unlock

Completed in 340 milliseconds

1234567891011>>