/linux-master/drivers/gpu/drm/amd/display/dc/resource/dcn10/ |
H A D | dcn10_resource.c | 1175 if (context->stream_status[i].plane_count == 0) 1178 if (context->stream_status[i].plane_count > 2) 1181 if (context->stream_status[i].plane_count > 1) 1184 for (j = 0; j < context->stream_status[i].plane_count; j++) { 1186 context->stream_status[i].plane_states[j];
|
/linux-master/drivers/gpu/drm/amd/display/dc/resource/dce80/ |
H A D | dce80_resource.c | 903 if (context->stream_status[i].plane_count == 0) 906 if (context->stream_status[i].plane_count > 1) 909 if (context->stream_status[i].plane_states[0]->format
|
/linux-master/drivers/gpu/drm/amd/display/dc/resource/dce112/ |
H A D | dce112_resource.c | 999 if (context->stream_status[i].plane_count == 0) 1002 if (context->stream_status[i].plane_count > 1) 1005 if (context->stream_status[i].plane_states[0]->format
|
/linux-master/drivers/gpu/drm/amd/display/dc/inc/ |
H A D | core_types.h | 541 * @stream_status: Planes status on a given stream 543 struct dc_stream_status stream_status[MAX_PIPES]; member in struct:dc_state
|
/linux-master/drivers/gpu/drm/amd/display/dc/hwss/ |
H A D | hw_sequencer.h | 485 struct dc_stream_status *stream_status,
|
/linux-master/drivers/gpu/drm/amd/display/dc/hwss/dcn32/ |
H A D | dcn32_hwseq.c | 202 if ((dc->current_state->stream_status[i].plane_count) && 268 dc->current_state->stream_status[i].plane_count > 0))) 300 for (j = 0; j < dc->current_state->stream_status[i].plane_count; j++) { 301 plane = dc->current_state->stream_status[i].plane_states[j];
|
/linux-master/drivers/gpu/drm/amd/display/dc/hwss/dcn30/ |
H A D | dcn30_hwseq.c | 555 struct dc_stream_status *stream_status = NULL; local 562 stream_status = &context->stream_status[i_stream]; 566 ASSERT(stream_status); 902 if (dc->current_state->stream_status[i].plane_count) 920 plane = (stream ? dc->current_state->stream_status[0].plane_states[0] : NULL); 939 dc->current_state->stream_status[0].plane_count == 1 &&
|
/linux-master/drivers/gpu/drm/amd/display/dc/hwss/dcn20/ |
H A D | dcn20_hwseq.c | 2131 dc->current_state->stream_status[0].plane_count == 1 && 2132 context->stream_status[0].plane_count > 1) { 2223 if (dc->current_state->stream_status[0].plane_count == 1 && 2224 context->stream_status[0].plane_count > 1) {
|
/linux-master/drivers/gpu/drm/amd/display/dc/hwss/dcn10/ |
H A D | dcn10_hwseq.c | 3090 if (context->stream_status[i].plane_count == 0)
|
/linux-master/drivers/gpu/drm/amd/display/dc/dml2/ |
H A D | dml2_utils.c | 235 for (j = 0; j < state->stream_status[i].plane_count; j++) { 236 if (state->stream_status[i].plane_states[j] == plane &&
|
H A D | dml2_translation_helper.c | 980 for (j = 0; j < context->stream_status[i].plane_count; j++) { 981 if (context->stream_status[i].plane_states[j] == plane && 1166 if (context->stream_status[i].plane_count == 0) { 1176 for (j = 0; j < context->stream_status[i].plane_count; j++) { 1178 context->stream_status[i].plane_states[j], context, dml_dispcfg, context->streams[i]->stream_id, j); 1185 populate_dml_surface_cfg_from_plane_state(dml2->v20.dml_core_ctx.project, &dml_dispcfg->surface, disp_cfg_plane_location, context->stream_status[i].plane_states[j]); 1186 populate_dml_plane_cfg_from_plane_state(&dml_dispcfg->plane, disp_cfg_plane_location, context->stream_status[i].plane_states[j], context); 1202 if (get_plane_id(dml2, context, context->stream_status[i].plane_states[j], context->streams[i]->stream_id, j,
|
H A D | dml2_dc_resource_mgmt.c | 69 for (j = 0; j < state->stream_status[i].plane_count; j++) { 70 if (state->stream_status[i].plane_states[j] == plane && 193 // for (j = 0; j < state->stream_status[i]->plane_count; j++) { 194 // if (get_plane_id(state, state->stream_status.plane_states[j], &plane_id)) { 885 const struct dc_stream_status *status = &state->stream_status[stream_idx]; 983 &state->stream_status[i], ctx->pipe_combine_scratch.odm_factors[i], ctx->pipe_combine_scratch.mpc_factors[i]); 986 &state->stream_status[i], ctx->pipe_combine_scratch.odm_factors[i], ctx->pipe_combine_scratch.mpc_factors[i]); 1031 if (state->stream_status[stream_index].plane_count == 0) { 1035 for (plane_index = 0; plane_index < state->stream_status[stream_index].plane_count; plane_index++) { 1037 if (get_plane_id(ctx, state, state->stream_status[stream_inde [all...] |
/linux-master/drivers/gpu/drm/amd/display/dc/dml/dcn32/ |
H A D | dcn32_fpu.c | 1373 if (context->stream_status[0].plane_count != 1) 1376 if (memcmp(&context->stream_status[0].plane_states[0]->clip_rect, 3466 if (context->stream_count == 1 && context->stream_status[0].plane_count > 1) { 3467 for (i = 0; i < context->stream_status[0].plane_count; i++) { 3468 if (context->stream_status[0].plane_states[i]->format == SURFACE_PIXEL_FORMAT_VIDEO_420_YCbCr || 3469 context->stream_status[0].plane_states[i]->format == SURFACE_PIXEL_FORMAT_VIDEO_420_YCrCb) {
|
/linux-master/drivers/gpu/drm/amd/display/dc/dml/dcn20/ |
H A D | dcn20_fpu.c | 1084 struct dc_stream_status *stream_status = &context->stream_status[0]; local 1093 if (stream_status->plane_count > 1)
|
/linux-master/drivers/gpu/drm/amd/display/dc/dcn32/ |
H A D | dcn32_resource_helpers.c | 188 if (context->stream_status[i].plane_count > 1) 251 if (context->stream_status[i].plane_count > 1) 333 if (context->stream_status[i].plane_count > 0) 334 plane_segments = stream_segments / context->stream_status[i].plane_count;
|
/linux-master/drivers/gpu/drm/amd/display/dc/ |
H A D | dc_stream.h | 448 const struct dc_stream_status *stream_status);
|
/linux-master/drivers/gpu/drm/amd/display/dc/core/ |
H A D | dc_stream.c | 438 struct dc_stream_status *stream_status = dc_stream_get_status(stream); local 440 if (stream_status) 441 dwb->otg_inst = stream_status->primary_otg_inst;
|
H A D | dc_state.c | 174 for (j = 0; j < dst_state->stream_status[i].plane_count; j++) 176 dst_state->stream_status[i].plane_states[j]); 299 for (j = 0; j < state->stream_status[i].plane_count; j++) 301 state->stream_status[i].plane_states[j]); 303 state->stream_status[i].plane_count = 0; 428 state->stream_status[i] = state->stream_status[i + 1]; 433 &state->stream_status[state->stream_count], 435 sizeof(state->stream_status[0])); 448 struct dc_stream_status *stream_status local 494 struct dc_stream_status *stream_status = NULL; local 563 struct dc_stream_status *stream_status = NULL; local 830 struct dc_stream_status *stream_status = NULL; local [all...] |
H A D | dc_resource.c | 2275 if (state->stream_status[stream_idx].mall_stream_config.type != SUBVP_MAIN) 2279 state->stream_status[stream_idx].mall_stream_config.paired_stream); 3611 context->stream_status[i].primary_otg_inst = pipe_ctx->stream_res.tg->inst; 3612 context->stream_status[i].stream_enc_inst = pipe_ctx->stream_res.stream_enc->stream_enc_inst; 3613 context->stream_status[i].audio_inst = 3637 struct dc_stream_status *stream_status = NULL; local 3641 stream_status = &context->stream_status[i]; 3646 if (!stream_status) 3656 if (set[i].plane_count != stream_status [all...] |
H A D | dc_hw_sequencer.c | 563 struct dc_stream_status *stream_status, 582 plane->flip_immediate && stream_status->mall_stream_config.type == SUBVP_MAIN; 621 stream_status->mall_stream_config.type == SUBVP_MAIN) { 705 plane->flip_immediate && stream_status->mall_stream_config.type == SUBVP_MAIN; 557 hwss_build_fast_sequence(struct dc *dc, struct dc_dmub_cmd *dc_dmub_cmd, unsigned int dmub_cmd_count, struct block_sequence block_sequence[], unsigned int *num_steps, struct pipe_ctx *pipe_ctx, struct dc_stream_status *stream_status, struct dc_state *context) argument
|
H A D | dc.c | 1992 context->stream_status[i].plane_count, 2046 context->stream_status[i].plane_count, 2211 params->streams[i]->out.otg_offset = context->stream_status[j].primary_otg_inst; 2664 const struct dc_stream_status *stream_status) 2672 if (stream_status == NULL || stream_status->plane_count != surface_count) 2747 const struct dc_stream_status *stream_status) 2757 type = check_update_surfaces_for_stream(dc, updates, surface_count, stream_update, stream_status); 2792 return &ctx->stream_status[i]; 3136 const struct dc_stream_status *stream_status; local 2659 check_update_surfaces_for_stream( struct dc *dc, struct dc_surface_update *updates, int surface_count, struct dc_stream_update *stream_update, const struct dc_stream_status *stream_status) argument 2742 dc_check_update_surfaces_for_stream( struct dc *dc, struct dc_surface_update *updates, int surface_count, struct dc_stream_update *stream_update, const struct dc_stream_status *stream_status) argument 3568 struct dc_stream_status *stream_status = NULL; local 3878 struct dc_stream_status *stream_status = NULL; local 4208 struct dc_stream_status *stream_status; local 4576 struct dc_stream_status *stream_status; local 4652 const struct dc_stream_status *stream_status; local [all...] |
/linux-master/drivers/gpu/drm/amd/display/dc/clk_mgr/ |
H A D | clk_mgr.c | 89 const struct dc_stream_status stream_status = context->stream_status[i]; local 94 total_plane_count += stream_status.plane_count;
|
/linux-master/drivers/gpu/drm/amd/display/amdgpu_dm/ |
H A D | amdgpu_dm.c | 2607 adev, state->stream_status[i].primary_otg_inst); 2609 if (acrtc && state->stream_status[i].plane_count != 0) { 2856 for (m = 0; m < dc_state->stream_status->plane_count; m++) { 2858 dc_state->stream_status->plane_states[m]; 2865 dc_state->stream_status->plane_count, 2933 for (j = 0; j < dc_state->stream_status[i].plane_count; j++) { 2934 dc_state->stream_status[i].plane_states[j]->update_flags.raw
|
/linux-master/drivers/scsi/ |
H A D | sd.c | 3109 return buf.h.stream_status[0].perm;
|
/linux-master/include/scsi/ |
H A D | scsi_proto.h | 348 __be32 len; /* length in bytes of stream_status[] array. */ 351 DECLARE_FLEX_ARRAY(struct scsi_stream_status, stream_status);
|