Searched refs:ATMEL_BASE_CS1 (Results 1 - 23 of 23) sorted by relevance

/u-boot/include/configs/
H A Dmeesc.h44 #define PHYS_SDRAM ATMEL_BASE_CS1 /* 0x20000000 */
H A Dat91sam9260ek.h34 #define CFG_SYS_SDRAM_BASE ATMEL_BASE_CS1
H A Dat91sam9rlek.h20 #define CFG_SYS_SDRAM_BASE ATMEL_BASE_CS1
H A Dusb_a9263.h28 #define CFG_SYS_SDRAM_BASE ATMEL_BASE_CS1
H A Dsmartweb.h48 #define CFG_SYS_SDRAM_BASE ATMEL_BASE_CS1
H A Dtaurus.h44 #define CFG_SYS_SDRAM_BASE ATMEL_BASE_CS1
H A Dat91sam9263ek.h26 #define CFG_SYS_SDRAM_BASE ATMEL_BASE_CS1
/u-boot/arch/arm/mach-at91/include/mach/
H A Dat91sam9261.h106 #define ATMEL_BASE_CS1 0x20000000 /* SDRAM */ macro
H A Dat91sam9263.h121 #define ATMEL_BASE_CS1 0x20000000 /* SDRAM */ macro
H A Dat91sam9rl.h108 #define ATMEL_BASE_CS1 0x20000000 /* SDRAM */ macro
H A Dat91sam9260.h122 #define ATMEL_BASE_CS1 0x20000000 /* SDRAM */ macro
H A Dat91sam9g45.h126 #define ATMEL_BASE_CS1 0x20000000 macro
H A Dsam9x60.h119 #define ATMEL_BASE_CS1 0x20000000 macro
H A Dat91sam9x5.h128 #define ATMEL_BASE_CS1 0x20000000 macro
H A Dsama5d4.h163 #define ATMEL_BASE_CS1 0x60000000 macro
H A Dsama5d2.h135 #define ATMEL_BASE_CS1 0x60000000 macro
H A Dsama5d3.h177 #define ATMEL_BASE_CS1 0x40000000 macro
/u-boot/board/atmel/at91sam9n12ek/
H A Dat91sam9n12ek.c191 ddr2_init(ATMEL_BASE_DDRSDRC, ATMEL_BASE_CS1, &ddr2);
/u-boot/board/gardena/smart-gateway-at91sam/
H A Dspl.c134 ddr2_init(ATMEL_BASE_DDRSDRC, ATMEL_BASE_CS1, &ddr2);
/u-boot/board/siemens/smartweb/
H A Dsmartweb.c259 sdramc_initialize(ATMEL_BASE_CS1, &setting);
/u-boot/board/atmel/at91sam9x5ek/
H A Dat91sam9x5ek.c205 ddr2_init(ATMEL_BASE_DDRSDRC, ATMEL_BASE_CS1, &ddr2);
/u-boot/board/siemens/taurus/
H A Dtaurus.c177 sdramc_initialize(ATMEL_BASE_CS1, &setting);
/u-boot/board/bluewater/gurnard/
H A Dgurnard.c218 writel(0, ATMEL_BASE_CS1);

Completed in 140 milliseconds