/macosx-10.9.5/ICU-511.35/icuSources/test/intltest/ |
H A D | transrt.cpp | 111 // Legal 114 class Legal { class 116 Legal() {} function in class:Legal 117 virtual ~Legal() {} 121 class LegalJamo : public Legal { 166 class LegalGreek : public Legal { 201 // Legal greek has breathing marks IFF there is a vowel or RHO at the start 342 Legal* legalSource; // NOT owned 363 Legal* adoptedLegal, 465 Legal* adoptedLega [all...] |
/macosx-10.9.5/llvmCore-3425.0.33/lib/Target/Hexagon/ |
H A D | HexagonISelLowering.cpp | 1107 setOperationAction(ISD::FADD, MVT::f32, Legal); 1108 setOperationAction(ISD::FADD, MVT::f64, Legal); 1109 setOperationAction(ISD::FP_EXTEND, MVT::f32, Legal); 1110 setCondCodeAction(ISD::SETOEQ, MVT::f32, Legal); 1111 setCondCodeAction(ISD::SETOEQ, MVT::f64, Legal); 1112 setCondCodeAction(ISD::SETUEQ, MVT::f32, Legal); 1113 setCondCodeAction(ISD::SETUEQ, MVT::f64, Legal); 1115 setCondCodeAction(ISD::SETOGE, MVT::f32, Legal); 1116 setCondCodeAction(ISD::SETOGE, MVT::f64, Legal); 1117 setCondCodeAction(ISD::SETUGE, MVT::f32, Legal); [all...] |
/macosx-10.9.5/llvmCore-3425.0.33/lib/Target/CellSPU/ |
H A D | SPUISelLowering.cpp | 129 setOperationAction(ISD::ConstantFP, MVT::f32, Legal); 233 setOperationAction(ISD::ROTR, MVT::i32, Expand /*Legal*/); 234 setOperationAction(ISD::ROTR, MVT::i16, Expand /*Legal*/); 237 setOperationAction(ISD::ROTL, MVT::i32, Legal); 238 setOperationAction(ISD::ROTL, MVT::i16, Legal); 247 setOperationAction(ISD::SHL, MVT::i64, Legal); 248 setOperationAction(ISD::SRL, MVT::i64, Legal); 249 setOperationAction(ISD::SRA, MVT::i64, Legal); 253 setOperationAction(ISD::MUL, MVT::i32, Legal); 254 setOperationAction(ISD::MUL, MVT::i64, Legal); [all...] |
/macosx-10.9.5/llvmCore-3425.0.33/include/llvm/Target/ |
H A D | TargetLowering.h | 86 Legal, // The target natively supports this operation. enumerator in enum:llvm::TargetLowering::LegalizeAction 281 /// it is already legal (return 'Legal') or we need to promote it to a larger 402 (getOperationAction(Op, VT) == Legal || 410 getOperationAction(Op, VT) == Legal; 427 return VT.isSimple() && getLoadExtAction(ExtType, VT) == Legal; 446 getTruncStoreAction(ValVT, MemVT) == Legal; 466 (getIndexedLoadAction(IdxMode, VT) == Legal || 487 (getIndexedStoreAction(IdxMode, VT) == Legal || 512 return getCondCodeAction(CC, VT) == Legal || 1936 /// Most operations are Legal (ak [all...] |
/macosx-10.9.5/llvmCore-3425.0.33/lib/Target/X86/ |
H A D | X86ISelLowering.cpp | 275 // f32 and f64 cases are Legal, f80 case is not 287 // are Legal, f80 is custom lowered. 298 // f32 and f64 cases are Legal, f80 case is not 351 // (low) operations are left as Legal, as there are single-result 375 setOperationAction(ISD::SIGN_EXTEND_INREG, MVT::i32, Legal); 376 setOperationAction(ISD::SIGN_EXTEND_INREG, MVT::i16 , Legal); 377 setOperationAction(ISD::SIGN_EXTEND_INREG, MVT::i8 , Legal); 488 setOperationAction(ISD::PREFETCH , MVT::Other, Legal); 551 setOperationAction(ISD::TRAP, MVT::Other, Legal); 552 setOperationAction(ISD::DEBUGTRAP, MVT::Other, Legal); [all...] |
/macosx-10.9.5/llvmCore-3425.0.33/lib/Target/NVPTX/ |
H A D | NVPTXISelLowering.cpp | 135 setOperationAction(ISD::ROTL , MVT::i64, Legal); 136 setOperationAction(ISD::ROTR , MVT::i64, Legal); 143 setOperationAction(ISD::ROTL , MVT::i32, Legal); 144 setOperationAction(ISD::ROTR , MVT::i32, Legal); 187 setOperationAction(ISD::ConstantFP, MVT::f64, Legal); 188 setOperationAction(ISD::ConstantFP, MVT::f32, Legal); 191 setOperationAction(ISD::TRAP, MVT::Other, Legal);
|
/macosx-10.9.5/llvmCore-3425.0.33/lib/Target/PowerPC/ |
H A D | PPCISelLowering.cpp | 94 setIndexedLoadAction(ISD::PRE_INC, MVT::i1, Legal); 95 setIndexedLoadAction(ISD::PRE_INC, MVT::i8, Legal); 96 setIndexedLoadAction(ISD::PRE_INC, MVT::i16, Legal); 97 setIndexedLoadAction(ISD::PRE_INC, MVT::i32, Legal); 98 setIndexedLoadAction(ISD::PRE_INC, MVT::i64, Legal); 99 setIndexedStoreAction(ISD::PRE_INC, MVT::i1, Legal); 100 setIndexedStoreAction(ISD::PRE_INC, MVT::i8, Legal); 101 setIndexedStoreAction(ISD::PRE_INC, MVT::i16, Legal); 102 setIndexedStoreAction(ISD::PRE_INC, MVT::i32, Legal); 103 setIndexedStoreAction(ISD::PRE_INC, MVT::i64, Legal); [all...] |
/macosx-10.9.5/tcl-102/tcl_ext/tcllib/tcllib/modules/doctools2idx/ |
H A D | parse.tcl | 214 if {![Nestable $t $n $cmdname errcmdname] && [Legal $cmdname]} { 222 if {![Legal $cmdname]} { 868 proc Legal {cmdname} { procedure
|
/macosx-10.9.5/tcl-102/tcl_ext/tcllib/tcllib/modules/doctools2toc/ |
H A D | parse.tcl | 213 if {![Nestable $t $n $cmdname errcmdname] && [Legal $cmdname]} { 221 if {![Legal $cmdname]} { 883 proc Legal {cmdname} { procedure
|
/macosx-10.9.5/llvmCore-3425.0.33/lib/CodeGen/SelectionDAG/ |
H A D | LegalizeDAG.cpp | 716 case TargetLowering::Legal: 822 case TargetLowering::Legal: 871 case TargetLowering::Legal: 1045 case TargetLowering::Legal: { 1149 TargetLowering::LegalizeAction Action = TargetLowering::Legal; 1191 if (Action == TargetLowering::Legal) { 1230 if (Action == TargetLowering::Legal) 1240 if (Action == TargetLowering::Legal) 1258 Action = TargetLowering::Legal; 1312 case TargetLowering::Legal [all...] |
H A D | LegalizeVectorOps.cpp | 149 case TargetLowering::Legal: 253 case TargetLowering::Legal: break;
|
H A D | TargetLowering.cpp | 544 // Legal, in which case all fp constants are legal, or use isFPImmLegal() 2114 getCondCodeAction(Cond, newVT)==Legal)) 2472 getCondCodeAction(NewCond, N0.getValueType()) == Legal))
|
H A D | LegalizeIntegerTypes.cpp | 357 // not Legal, check to see if we can use FP_TO_SINT instead. (If both UINT 910 assert(!(NumElts & 1) && "Legal vector of one illegal element?"); 2090 if ((Action == TargetLowering::Legal && TLI.isTypeLegal(NVT)) ||
|
/macosx-10.9.5/AppleUSBCDCDriver-4201.2.5/Package/ |
H A D | buildDMG.pl | 265 specifies the compression level for zlib compression. Legal values for I<n> are 1-9 with 1 being fastet, 9 best compression. 0 turns
|
/macosx-10.9.5/llvmCore-3425.0.33/lib/CodeGen/ |
H A D | RegAllocGreedy.cpp | 1544 bool Legal = !ProgressRequired || NewGaps < NumGaps; 1546 if (Legal && MaxGap < HUGE_VALF) {
|
/macosx-10.9.5/llvmCore-3425.0.33/lib/Target/MSP430/ |
H A D | MSP430ISelLowering.cpp | 83 setIndexedLoadAction(ISD::POST_INC, MVT::i8, Legal); 84 setIndexedLoadAction(ISD::POST_INC, MVT::i16, Legal);
|
/macosx-10.9.5/llvmCore-3425.0.33/lib/Target/ARM/ |
H A D | ARMISelLowering.cpp | 121 setOperationAction(ISD::CONCAT_VECTORS, VT, Legal); 122 setOperationAction(ISD::EXTRACT_SUBVECTOR, VT, Legal); 564 setLoadExtAction(ISD::EXTLOAD, Tys[i], Legal); 565 setLoadExtAction(ISD::ZEXTLOAD, Tys[i], Legal); 566 setLoadExtAction(ISD::SEXTLOAD, Tys[i], Legal); 587 setIndexedLoadAction(im, MVT::i1, Legal); 588 setIndexedLoadAction(im, MVT::i8, Legal); 589 setIndexedLoadAction(im, MVT::i16, Legal); 590 setIndexedLoadAction(im, MVT::i32, Legal); 591 setIndexedStoreAction(im, MVT::i1, Legal); [all...] |
/macosx-10.9.5/llvmCore-3425.0.33/lib/Target/MBlaze/ |
H A D | MBlazeISelLowering.cpp | 68 setOperationAction(ISD::ConstantFP, MVT::f32, Legal);
|
/macosx-10.9.5/llvmCore-3425.0.33/lib/Target/Mips/ |
H A D | MipsISelLowering.cpp | 142 setOperationAction(ISD::LOAD, VecTys[i], Legal); 143 setOperationAction(ISD::STORE, VecTys[i], Legal); 144 setOperationAction(ISD::BITCAST, VecTys[i], Legal);
|
/macosx-10.9.5/llvmCore-3425.0.33/lib/Target/Sparc/ |
H A D | SparcISelLowering.cpp | 809 setOperationAction(ISD::CTPOP, MVT::i32, Legal);
|
/macosx-10.9.5/llvmCore-3425.0.33/lib/Target/XCore/ |
H A D | XCoreISelLowering.cpp | 114 setOperationAction(ISD::TRAP, MVT::Other, Legal);
|
/macosx-10.9.5/bash-92/bash-3.2/doc/ |
H A D | texinfo.tex | 2403 % @tab Legal holiday which is valid in major parts of the whole country.
|
/macosx-10.9.5/bc-21/bc/doc/ |
H A D | texinfo.tex | 2180 % @tab Legal holiday which is valid in major parts of the whole country.
|
/macosx-10.9.5/cxxfilt-11/cxxfilt/texinfo/ |
H A D | texinfo.tex | 2671 % @tab Legal holiday which is valid in major parts of the whole country.
|
/macosx-10.9.5/gnudiff-19/diffutils/config/ |
H A D | texinfo.tex | 2302 % @tab Legal holiday which is valid in major parts of the whole country.
|