Searched refs:barrier (Results 26 - 50 of 545) sorted by last modified time

1234567891011>>

/linux-master/mm/
H A Dmemory.c3353 * the barrier present in the atomic_add_negative
4443 * The memory barrier inside __folio_mark_uptodate makes sure that
5384 barrier();
/linux-master/fs/bcachefs/
H A Dalloc_foreground.c1525 barrier(); /* READ_ONCE() doesn't work on bitfields */
/linux-master/drivers/gpio/
H A Dgpiolib.c1867 * Using barrier() here to prevent compiler from reordering
1870 barrier();
/linux-master/arch/s390/include/asm/
H A Datomic.h15 #include <asm/barrier.h>
/linux-master/drivers/scsi/qla2xxx/
H A Dqla_init.c3351 barrier();
3369 barrier();
3413 barrier();
3592 barrier();
3611 barrier();
7482 /* memory barrier */
/linux-master/net/ipv6/netfilter/
H A Dnf_conntrack_reasm.c250 barrier();
/linux-master/net/ipv4/
H A Dip_fragment.c347 barrier();
H A Dinet_fragment.c239 /* The RCU read lock provides a memory barrier
643 barrier();
/linux-master/kernel/sched/
H A Dcore.c1026 * wake_up_process() executes a full barrier, which pairs with
2460 barrier();
4208 * It issues a full memory barrier before accessing @p->state, see the comment
4506 * This function executes a full memory barrier before accessing the task state.
5299 * switch_mm(). Membarrier requires a barrier after storing to
5302 * - a full memory barrier for {PRIVATE,GLOBAL}_EXPEDITED, implicitly
5410 barrier();
6649 * Also, the membarrier system call requires a full memory barrier
6651 * barrier matches a full barrier i
[all...]
/linux-master/include/linux/
H A Dnetdevice.h579 barrier();
3556 * Without the memory barrier there is a small possiblity that
/linux-master/drivers/tty/
H A Damiserial.c1603 barrier();
/linux-master/drivers/net/ethernet/broadcom/
H A Dcnic.c2991 barrier();
3134 barrier();
4477 barrier();
4494 barrier();
4628 barrier();
5191 barrier();
/linux-master/drivers/net/ethernet/broadcom/bnx2x/
H A Dbnx2x_main.c1612 barrier();
1674 barrier();
1806 * further interrupts. Hence, the barrier.
3837 * memory, thus we need a full memory barrier to ensure the ordering.
3937 * more explicit memory barrier is needed.
3994 barrier(); /* status block is written to by the chip */
4006 barrier();
4129 barrier();
5484 * barrier here.
7781 barrier();
[all...]
H A Dbnx2x_cmn.h522 * as IA-64. The following barrier is also mandatory since FW will
632 barrier(); /* status block is written to by the chip */
653 barrier();
673 barrier();
702 barrier();
714 barrier();
720 barrier();
730 barrier();
760 barrier();
/linux-master/drivers/memory/tegra/
H A Dtegra186-emc.c358 barrier();
/linux-master/drivers/hwtracing/coresight/
H A Dcoresight-tmc-etf.c476 const u32 *barrier; local
552 barrier = coresight_barrier_pkt;
560 *buf_ptr = *barrier;
561 barrier++;
H A Dcoresight-etm4x-core.c36 #include <asm/barrier.h>
904 /* Trace synchronization barrier, is a nop if not supported */
H A Dcoresight-etb10.c434 const u32 *barrier; local
531 barrier = coresight_barrier_pkt;
538 read_data = *barrier;
539 barrier++;
/linux-master/arch/riscv/include/asm/
H A Dvector.h217 barrier();
223 barrier();
H A Dbitops.h15 #include <asm/barrier.h>
254 * It also implies a memory barrier.
311 * This operation is atomic and provides acquire barrier semantics.
325 * This operation is atomic and provides release barrier semantics.
339 * It does provide release barrier semantics so it can be used to unlock
H A Dbarrier.h3 * Based on arch/arm/include/asm/barrier.h
47 * This is a very specific barrier: it's currently only used in two places in
50 * mandates a barrier on RISC-V. The sequence looks like:
73 #include <asm-generic/barrier.h>
/linux-master/arch/m68k/amiga/
H A Dconfig.c692 barrier();
/linux-master/arch/arm/kernel/
H A Dtraps.c257 barrier();
/linux-master/drivers/s390/virtio/
H A Dvirtio_ccw.c1206 barrier();
/linux-master/drivers/acpi/
H A Dsleep.c585 barrier();

Completed in 762 milliseconds

1234567891011>>