Searched refs:resv (Results 226 - 250 of 272) sorted by relevance

1234567891011

/linux-master/drivers/gpu/drm/i915/selftests/
H A Dintel_memory_region.c1064 err = dma_resv_reserve_fences(obj->base.resv, 1);
1078 dma_resv_add_fence(obj->base.resv, &rq->fence,
/linux-master/drivers/gpu/drm/xe/
H A Dxe_lrc.c1385 dma_resv_lock(bo->ttm.base.resv, NULL);
1395 dma_resv_unlock(bo->ttm.base.resv);
H A Dxe_vm.c190 err = dma_resv_reserve_fences(bo->ttm.base.resv, vm->preempt.num_exec_queues);
196 dma_resv_add_fence(bo->ttm.base.resv,
420 ret = dma_resv_reserve_fences(obj->resv, num_fences);
942 * @vma: The vma for witch we want to lock the vm resv and any attached
943 * object's resv.
1440 * All vm operations will add shared fences to resv.
1443 * install a fence to resv. Hence it's safe to
3342 dma_resv_lock(bo->ttm.base.resv, NULL);
3351 dma_resv_unlock(bo->ttm.base.resv);
/linux-master/drivers/infiniband/hw/hns/
H A Dhns_roce_hw_v2.h1135 __le32 resv; member in struct:hns_roce_cfg_gmv_tb_a
1148 __le32 resv[3]; member in struct:hns_roce_cfg_gmv_tb_b
/linux-master/fs/xfs/libxfs/
H A Dxfs_alloc.c1143 args->resv == XFS_AG_RESV_AGFL ||
2393 reservation = xfs_ag_resv_needed(pag, args->resv);
2674 * Caller must ensure that the tp, fsbno, len, oinfo, and resv flags of the
2686 &args->oinfo, args->resv, skip_discard, &aarp->dfp);
2918 targs.resv = XFS_AG_RESV_AGFL;
3449 ASSERT(args->resv != XFS_AG_RESV_AGFL);
3585 xfs_ag_resv_alloc_extent(args->pag, args->resv, args);
H A Dxfs_ag.c924 .resv = XFS_AG_RESV_NONE,
/linux-master/drivers/accel/qaic/
H A Dqaic_data.c90 __le32 resv; member in struct:dbc_req
821 obj->resv = dma_buf->resv;
/linux-master/drivers/gpu/drm/i915/gem/
H A Di915_gem_execbuffer.c7 #include <linux/dma-resv.h>
1051 err = dma_resv_reserve_fences(vma->obj->base.resv, eb->num_batches);
2354 err = dma_resv_reserve_fences(shadow->obj->base.resv, 1);
/linux-master/drivers/scsi/bfa/
H A Dbfa_defs_svc.h1047 u8 resv[2]; member in struct:bfa_fcport_fcf_s
/linux-master/drivers/gpu/drm/amd/amdgpu/
H A Damdgpu_uvd.c1172 bo->tbo.base.resv,
H A Damdgpu_gmc.c64 bp.resv = NULL;
/linux-master/drivers/gpu/drm/i915/
H A Di915_gem.c30 #include <linux/dma-resv.h>
H A Di915_request.c1610 dma_resv_for_each_fence(&cursor, obj->base.resv,
/linux-master/drivers/gpu/drm/radeon/
H A Dradeon_ttm.c179 fence = radeon_copy(rdev, old_start, new_start, num_pages, bo->base.resv);
/linux-master/drivers/iommu/intel/
H A Diommu.c4128 struct iommu_resv_region *resv; local
4141 resv = iommu_alloc_resv_region(rmrr->base_address,
4144 if (!resv)
4147 list_add_tail(&resv->list, head);
/linux-master/drivers/misc/mei/
H A Dvsc-fw-loader.c169 __u8 resv[3]; member in struct:vsc_fw_cmd::__anon24::__anon28
/linux-master/drivers/misc/
H A Dfastrpc.c9 #include <linux/dma-resv.h>
738 dma_resv_assert_held(dmabuf->resv);
/linux-master/drivers/infiniband/hw/mlx5/
H A Dmr.c41 #include <linux/dma-resv.h>
1494 dma_resv_assert_held(umem_dmabuf->attach->dmabuf->resv);
/linux-master/arch/sparc/mm/
H A Dinit_64.c2174 ktsb_descr[0].resv = 0;
2191 ktsb_descr[1].resv = 0;
/linux-master/arch/sparc/kernel/
H A Dmdesc.c56 u16 resv; member in struct:mdesc_elem
/linux-master/include/linux/mlx4/
H A Ddevice.h1013 __be16 resv; member in struct:mlx4_mad_ifc
/linux-master/drivers/gpu/drm/vc4/
H A Dvc4_crtc.c923 ret = dma_resv_get_singleton(dma_bo->base.resv, DMA_RESV_USAGE_READ, &fence);
/linux-master/drivers/scsi/hisi_sas/
H A Dhisi_sas_v2_hw.c3311 int resv = desc.pre_vectors + desc.post_vectors, minvec = resv + 1, nvec; local
3318 shost->nr_hw_queues = hisi_hba->cq_nvecs = nvec - resv;
/linux-master/io_uring/
H A Dio_uring.c3628 for (i = 0; i < ARRAY_SIZE(p.resv); i++) {
3629 if (p.resv[i])
3736 BUILD_BUG_ON(offsetof(struct io_uring_buf, resv) !=
/linux-master/drivers/scsi/
H A Dipr.h1197 u8 resv; member in struct:ipr_sdt_entry

Completed in 593 milliseconds

1234567891011