Searched refs:rtw89_warn (Results 1 - 25 of 29) sorted by relevance

12

/linux-master/drivers/net/wireless/realtek/rtw89/
H A Defuse.c152 rtw89_warn(rtwdev, "failed to read dav efuse\n");
255 rtw89_warn(rtwdev, "failed to check efuse autoload\n");
271 rtw89_warn(rtwdev, "failed to dump efuse physical map\n");
276 rtw89_warn(rtwdev, "failed to dump efuse dav physical map\n");
283 rtw89_warn(rtwdev, "failed to dump efuse logical map\n");
288 rtw89_warn(rtwdev, "failed to dump efuse dav logical map\n");
296 rtw89_warn(rtwdev, "failed to read efuse map\n");
325 rtw89_warn(rtwdev, "failed to dump phycap map\n");
331 rtw89_warn(rtwdev, "failed to read phycap map\n");
H A Defuse_be.c142 rtw89_warn(rtwdev, "failed to read dav efuse\n");
170 rtw89_warn(rtwdev, "failed to convert efuse state\n");
335 rtw89_warn(rtwdev, "failed to dump efuse logical block %d\n", block);
343 rtw89_warn(rtwdev, "failed to read efuse map\n");
365 rtw89_warn(rtwdev, "failed to check efuse autoload\n");
378 rtw89_warn(rtwdev, "failed to dump efuse physical map\n");
383 rtw89_warn(rtwdev, "failed to dump efuse dav physical map\n");
394 rtw89_warn(rtwdev, "failed to parse efuse logic block %d\n",
402 rtw89_warn(rtwdev, "failed to parse efuse logic block %d\n",
431 rtw89_warn(rtwde
[all...]
H A Ddebug.h57 #define rtw89_warn(rtwdev, a...) dev_warn((rtwdev)->dev, ##a) macro
H A Dwow.c758 rtw89_warn(rtwdev, "Unknown wakeup reason %x\n", reason);
1080 rtw89_warn(rtwdev, "failed to send h2c cam\n");
1139 rtw89_warn(rtwdev, "download fw failed\n");
1151 rtw89_warn(rtwdev, "failed to send h2c role maintain\n");
1157 rtw89_warn(rtwdev, "failed to send h2c assoc cmac tbl\n");
1166 rtw89_warn(rtwdev, "failed to send h2c join info\n");
1172 rtw89_warn(rtwdev, "failed to send h2c cam\n");
1179 rtw89_warn(rtwdev, "failed to send h2c general packet\n");
1253 rtw89_warn(rtwdev, "reset bdram busy\n");
1325 rtw89_warn(rtwde
[all...]
H A Drtw8922a_rfk.c61 rtw89_warn(rtwdev, "[RFK] Invalid RF18 value\n");
71 rtw89_warn(rtwdev,
226 rtw89_warn(rtwdev, "[DBCC][ERROR]indx is out of limit!! index(%d)", idx);
H A Dser.c614 rtw89_warn(rtwdev, "FW backtrace invalid address: 0x%x\n",
620 rtw89_warn(rtwdev, "FW backtrace invalid key: 0x%x\n",
627 rtw89_warn(rtwdev, "FW backtrace invalid size: 0x%x\n",
806 rtw89_warn(rtwdev, "SER cannot recognize error: 0x%x\n", err);
H A Dmac_be.c392 rtw89_warn(rtwdev, "xtal si not ready(W): offset=%x val=%x mask=%x\n",
417 rtw89_warn(rtwdev, "xtal si not ready(R): offset=%x\n", offset);
464 rtw89_warn(rtwdev, "[SER] AON L2 Debug register not empty before Boot.\n");
465 rtw89_warn(rtwdev, "[SER] %s: R_BE_HALT_C2H = 0x%x\n", __func__, val32);
469 rtw89_warn(rtwdev, "[SER] AON L2 Debug register not empty before Boot.\n");
470 rtw89_warn(rtwdev, "[SER] %s: R_BE_UDM1 = 0x%x\n", __func__, val32);
474 rtw89_warn(rtwdev, "[SER] AON L2 Debug register not empty before Boot.\n");
475 rtw89_warn(rtwdev, "[SER] %s: R_BE_UDM2 = 0x%x\n", __func__, val32);
1483 rtw89_warn(rtwdev, "%s wrong type %d\n", __func__, type);
2241 rtw89_warn(rtwde
[all...]
H A Dchan.c258 rtw89_warn(rtwdev, "unknown ent chanctxs weight: %d\n",
580 rtw89_warn(rtwdev, "MCC failed to get port tsf: %d\n", ret);
624 rtw89_warn(rtwdev,
674 rtw89_warn(rtwdev, "cannot handle MCC without role[%d]\n",
701 rtw89_warn(rtwdev,
1246 rtw89_warn(rtwdev, "MCC failed to get port tsf: %d\n", ret);
1294 rtw89_warn(rtwdev, "MCC failed to get port tsf: %d\n", ret);
1343 rtw89_warn(rtwdev, "MCC unknown mode: %d\n", mcc->mode);
1536 rtw89_warn(rtwdev, "MCC unknown plan: %d\n", pattern->plan);
1641 rtw89_warn(rtwde
[all...]
H A Dcore.c482 rtw89_warn(rtwdev, "cannot set ampdu info without sta\n");
517 rtw89_warn(rtwdev, "cannot set sec key without vif\n");
528 rtw89_warn(rtwdev, "sec cam entry is empty\n");
555 rtw89_warn(rtwdev, "key cipher not supported %d\n", key->cipher);
1449 rtw89_warn(rtwdev, "Invalid user number (%d) in mac info\n",
1706 rtw89_warn(rtwdev, "invalid gi_ltf=%d", desc_info_gi);
1746 rtw89_warn(rtwdev, "invalid RX rate mode %d\n", data_rate_mode);
2395 rtw89_warn(rtwdev, "invalid RX rate mode %d\n", data_rate_mode);
2525 rtw89_warn(rtwdev, "cannot start BA without sta\n");
2836 rtw89_warn(rtwde
[all...]
H A Dtxrx.h628 rtw89_warn(rtwdev, "Should use tag 1d: %d\n", tid);
649 rtw89_warn(rtwdev, "Cannot map qsel to dma: %d\n", qsel);
679 rtw89_warn(rtwdev, "Should use tag 1d: %d\n", tid);
H A Dpci_be.c31 rtw89_warn(rtwdev, "failed to read ASPM Delay\n");
37 rtw89_warn(rtwdev, "failed to write ASPM Delay\n");
582 rtw89_warn(rtwdev, "[ERR] PCIE SER clear polling fail\n");
H A Dphy_be.c138 rtw89_warn(rtwdev,
179 rtw89_warn(rtwdev,
215 rtw89_warn(rtwdev,
243 rtw89_warn(rtwdev, "bb gain table with flow ctrl\n");
266 rtw89_warn(rtwdev,
H A Dmac.c138 rtw89_warn(rtwdev, "[ERR] dfi ctrl type %d\n", ctrl->type);
147 rtw89_warn(rtwdev, "[ERR] dle dfi ctrl 0x%X set 0x%X timeout\n",
167 rtw89_warn(rtwdev, "[ERR] dle dfi quota %d\n", ret);
187 rtw89_warn(rtwdev, "[ERR] dle dfi qempty %d\n", ret);
224 rtw89_warn(rtwdev, "%s: query DLE fail\n", __func__);
237 rtw89_warn(rtwdev, "%s: query DLE fail\n", __func__);
248 rtw89_warn(rtwdev, "%s: query DLE fail\n", __func__);
273 rtw89_warn(rtwdev, "%s: query DLE fail\n", __func__);
329 rtw89_warn(rtwdev, "[DMAC] : DMAC not enabled\n");
667 rtw89_warn(rtwde
[all...]
H A Dphy.c225 rtw89_warn(rtwdev, "unhandled band type %d\n", chan->band_type);
872 rtw89_warn(rtwdev, "poll HWSI is busy\n");
884 rtw89_warn(rtwdev, "read HWSI is busy\n");
1016 rtw89_warn(rtwdev, "[%s] HWSI is busy\n", __func__);
1146 rtw89_warn(rtwdev,
1236 rtw89_warn(rtwdev,
1263 rtw89_warn(rtwdev,
1298 rtw89_warn(rtwdev,
1321 rtw89_warn(rtwdev, "bb gain table with flow ctrl\n");
1344 rtw89_warn(rtwde
[all...]
H A Dmac80211.c215 rtw89_warn(rtwdev, "failed to change interface %d\n", ret);
1080 rtw89_warn(rtwdev, "failed to suspend for wow %d\n", ret);
1096 rtw89_warn(rtwdev, "failed to resume for wow %d\n", ret);
1123 rtw89_warn(rtwdev, "kek or kck length over fw limit\n");
H A Dpci.c40 rtw89_warn(rtwdev, "Unknown PCI link speed %d\n", val);
354 rtw89_warn(rtwdev, "desc info should not be ready before first segment start\n");
381 rtw89_warn(rtwdev, "no rx desc information\n");
483 rtw89_warn(rtwdev, "invalid TX status %x\n", tx_status);
500 rtw89_warn(rtwdev, "No busy txwd pages available\n");
544 rtw89_warn(rtwdev, "queue %d txwd %d is not idle\n",
578 rtw89_warn(rtwdev, "should no fwcmd release report\n");
1772 rtw89_warn(rtwdev, "addr %#x = %#x\n", addr, val);
2844 rtw89_warn(rtwdev, "reset bdram busy\n");
3807 rtw89_warn(rtwde
[all...]
H A Dsar.c281 rtw89_warn(rtwdev, "SAR source: %d is in use", src);
H A Drtw8852c.c720 rtw89_warn(rtwdev, "Invalid band_type:%d\n", chan->band_type);
751 rtw89_warn(rtwdev, "Invalid BW:%d for CCK\n", bw);
968 rtw89_warn(rtwdev, "Invalid central_freq\n");
1100 rtw89_warn(rtwdev, "Fail to set ADC\n");
1199 rtw89_warn(rtwdev, "Fail to switch bw (bw:%d, pri ch:%d)\n", bw,
1903 rtw89_warn(rtwdev, "[ULTB] Err pwr_offset=%d\n", pw_ofst);
1989 rtw89_warn(rtwdev,
2267 rtw89_warn(rtwdev, "[Invalid Tx Path]Tx Path: %d\n", tx_path);
H A Drtw8852a.c792 rtw89_warn(rtwdev, "Invalid BW:%d for CCK\n", bw);
810 rtw89_warn(rtwdev, "Invalid RF_0x18 for Path-%d\n", path);
957 rtw89_warn(rtwdev, "Invalid RF_0x18 for Path-%d\n", path);
988 rtw89_warn(rtwdev, "Fail to set ADC\n");
1047 rtw89_warn(rtwdev, "Fail to switch bw (bw:%d, pri ch:%d)\n", bw,
H A Dfw.c429 rtw89_warn(rtwdev, "no firmware secure section\n");
508 rtw89_warn(rtwdev, "not mfw format\n");
894 rtw89_warn(rtwdev, "needed txpwr trk bitmap %08x but %0x8x\n",
929 rtw89_warn(rtwdev, "unexpected txpwr trk offset %d over size %d\n",
1047 rtw89_warn(rtwdev, "firmware element size exceeds\n");
1264 rtw89_warn(rtwdev, "ignore to copy key data because of len %d, %d, %d\n",
1342 rtw89_warn(rtwdev, "failed to download firmware type %u\n",
1461 rtw89_warn(rtwdev, "download firmware fail\n");
1649 rtw89_warn(rtwdev, "C2H log: Arg count is unexpected %d\n",
5587 rtw89_warn(rtwde
[all...]
H A Drtw8851b.c745 rtw89_warn(rtwdev, "undefined gpio func %d\n", func);
1101 rtw89_warn(rtwdev, "Fail to set ADC\n");
1143 rtw89_warn(rtwdev, "Fail to switch bw (bw:%d, pri ch:%d)\n", bw,
1694 rtw89_warn(rtwdev,
1759 rtw89_warn(rtwdev, "[ULTB] Err pwr_offset=%d\n", pw_ofst);
H A Dcam.c287 rtw89_warn(rtwdev, "no available sec cam: %d ext: %d\n",
H A Drtw8922a.c839 rtw89_warn(rtwdev, "Invalid band_type:%d\n", chan->band_type);
1171 rtw89_warn(rtwdev, "Invalid central_freq\n");
1249 rtw89_warn(rtwdev, "Fail to switch bw (bw:%d, pri_sb:%d)\n", bw,
1698 rtw89_warn(rtwdev, "unsupported MLO mode %d\n", mode);
H A Drtw8852b.c1225 rtw89_warn(rtwdev, "Fail to set ADC\n");
1299 rtw89_warn(rtwdev, "Fail to switch bw (bw:%d, pri ch:%d)\n", bw,
1692 rtw89_warn(rtwdev,
1757 rtw89_warn(rtwdev, "[ULTB] Err pwr_offset=%d\n", pw_ofst);
H A Dregd.c609 rtw89_warn(rtwdev, "failed to hint regulatory:%d\n", ret);

Completed in 513 milliseconds

12