/linux-master/drivers/gpu/drm/amd/display/dc/dml2/ |
H A D | dml2_wrapper.c | 73 if (dml2->v20.dml_core_ctx.project != dml_project_dcn35 && 74 dml2->v20.dml_core_ctx.project != dml_project_dcn351) { 84 dml2->v20.scratch.dml_to_dc_pipe_mapping.dml_pipe_idx_to_stream_id[num_pipes] = dml2->v20.scratch.dml_to_dc_pipe_mapping.disp_cfg_to_stream_id[i]; 85 dml2->v20.scratch.dml_to_dc_pipe_mapping.dml_pipe_idx_to_stream_id_valid[num_pipes] = true; 86 dml2->v20.scratch.dml_to_dc_pipe_mapping.dml_pipe_idx_to_plane_id[num_pipes] = dml2->v20.scratch.dml_to_dc_pipe_mapping.disp_cfg_to_plane_id[i]; 87 dml2->v20.scratch.dml_to_dc_pipe_mapping.dml_pipe_idx_to_plane_id_valid[num_pipes] = true; 97 struct dml2_wrapper_scratch *s = &dml2->v20.scratch; 99 s->mode_support_params.mode_lib = &dml2->v20 [all...] |
H A D | dml2_utils.c | 206 if (ctx->v20.scratch.dml_to_dc_pipe_mapping.dml_pipe_idx_to_stream_id_valid[i] && ctx->v20.scratch.dml_to_dc_pipe_mapping.dml_pipe_idx_to_stream_id[i] == stream_id) 217 if (ctx->v20.scratch.dml_to_dc_pipe_mapping.dml_pipe_idx_to_plane_id_valid[i] && ctx->v20.scratch.dml_to_dc_pipe_mapping.dml_pipe_idx_to_plane_id[i] == plane_id) 228 bool is_plane_duplicate = dml2->v20.scratch.plane_duplicate_exists; 292 struct dml2_calculate_rq_and_dlg_params_scratch *s = &in_ctx->v20.scratch.calculate_rq_and_dlg_params_scratch; 294 context->bw_ctx.bw.dcn.clk.dcfclk_deep_sleep_khz = (unsigned int)in_ctx->v20.dml_core_ctx.mp.DCFCLKDeepSleep * 1000; 297 if (in_ctx->v20.dml_core_ctx.ms.support.FCLKChangeSupport[in_ctx->v20.scratch.mode_support_params.out_lowest_state_idx] == dml_fclock_change_unsupported) 305 unbounded_req_enabled = in_ctx->v20 [all...] |
H A D | dml2_translation_helper.c | 36 switch (dml2->v20.dml_core_ctx.project) { 216 switch (dml2->v20.dml_core_ctx.project) { 251 struct dml2_policy_build_synthetic_soc_states_scratch *s = &dml2->v20.scratch.create_scratch.build_synthetic_socbb_scratch; 252 struct dml2_policy_build_synthetic_soc_states_params *p = &dml2->v20.scratch.build_synthetic_socbb_params; 255 unsigned int dml_project = dml2->v20.dml_core_ctx.project; 270 p->in_states = &dml2->v20.scratch.create_scratch.in_states; 274 switch (dml2->v20.dml_core_ctx.project) { 389 if ((dml2->v20.dml_core_ctx.project == dml_project_dcn32) || 390 (dml2->v20.dml_core_ctx.project == dml_project_dcn321)) { 396 } else if (dml2->v20 [all...] |
H A D | dml2_internal_types.h | 132 } v20; member in union:dml2_context::__anon333
|
H A D | dml2_dc_resource_mgmt.c | 62 bool is_plane_duplicate = dml2->v20.scratch.plane_duplicate_exists; 132 ctx->v20.scratch.dml_to_dc_pipe_mapping.dml_pipe_idx_to_plane_index[state->res_ctx.pipe_ctx[i].pipe_idx], &plane_id_assigned_to_pipe)) { 155 ctx->v20.scratch.dml_to_dc_pipe_mapping.dml_pipe_idx_to_plane_index[pipe->pipe_idx], 705 bool is_plane_duplicate = ctx->v20.scratch.plane_duplicate_exists; 711 ctx->v20.scratch.dml_to_dc_pipe_mapping.dml_pipe_idx_to_plane_index[state->res_ctx.pipe_ctx[i].pipe_idx] == plane_index)) &&
|
H A D | dml2_mall_phantom.c | 902 vstartup = dml_get_vstartup_calculated(&ctx->v20.dml_core_ctx, dml_pipe_idx);
|
/linux-master/drivers/net/wireless/mediatek/mt76/mt7915/ |
H A D | mac.c | 574 u32 rcpi, ib_rssi, wb_rssi, v20, v21; local 600 v20 = le32_to_cpu(rxv[20]); 603 foe = FIELD_GET(MT_CRXV_FOE_LO, v20) | 606 snr = FIELD_GET(MT_CRXV_SNR, v20) - 16;
|
/linux-master/arch/arm64/crypto/ |
H A D | aes-neon.S | 50 ld1 {v20.16b-v23.16b}, [\temp], #64 74 tbx \in\().16b, {v20.16b-v23.16b}, v9.16b 136 tbx \in0\().16b, {v20.16b-v23.16b}, v8.16b 137 tbx \in1\().16b, {v20.16b-v23.16b}, v9.16b 139 tbx \in2\().16b, {v20.16b-v23.16b}, v10.16b 141 tbx \in3\().16b, {v20.16b-v23.16b}, v11.16b
|
H A D | aes-ce.S | 31 ld1 {v17.4s-v20.4s}, [\rk] 113 round_Nx \enc, v20, \i0, \i1, \i2, \i3, \i4
|
H A D | aes-ce-ccm-core.S | 40 .L\@: .irp v, v14, v15, v16, v17, v18, v19, v20, v21, v3
|
H A D | sm4-neon-core.S | 36 ld1 {v20.16b-v23.16b}, [x5], #64; \ 107 tbx RTMP0.16b, {v20.16b-v23.16b}, RX0.16b; \ 178 tbx RTMP0.16b, {v20.16b-v23.16b}, RX0.16b; \ 179 tbx RTMP1.16b, {v20.16b-v23.16b}, RX1.16b; \
|
H A D | sm4-ce-core.S | 37 #define RIV v20 38 #define RMAC v20 80 tbl v20.16b, {v3.16b}, v24.16b 86 st1 {v20.16b-v23.16b}, [x2]
|
H A D | sha512-ce-core.S | 115 ld1 {v20.2d-v23.2d}, [x3], #64
|
H A D | sha2-ce-core.S | 15 dgav .req v20
|
/linux-master/arch/riscv/crypto/ |
H A D | sha256-riscv64-zvknha_or_zvknhb-zvkb.S | 76 #define K10 v20
|
H A D | sha512-riscv64-zvknhb-zvkb.S | 64 #define VTMP v20 // LMUL=2
|
H A D | aes-riscv64-zvkned.S | 146 vle32.v v20, (INP) // Load ciphertext blocks 147 vslideup.vi v16, v20, 4 // Setup prev ciphertext blocks 149 vslidedown.vx v24, v20, t1 // Save last ciphertext block 150 aes_decrypt v20, \keylen // Decrypt the blocks 151 vxor.vv v20, v20, v16 // XOR with prev ciphertext blocks 152 vse32.v v20, (OUTP) // Store plaintext blocks 260 vle32.v v20, (INP) // Load next set of ciphertext blocks 262 vslideup.vi v24, v20, 4 // Setup prev ciphertext blocks 263 vslidedown.vx v16, v20, t [all...] |
H A D | chacha-riscv64-zvkb.S | 237 vxor.vv v20, v20, v4
|
H A D | aes-riscv64-zvkned-zvbb-zvkg.S | 67 #define TWEAKS_BREV v20 // LMUL=4 (most of the time)
|
H A D | aes-riscv64-zvkned-zvkb.S | 88 // v20 = [x, x, x, 0, x, x, x, 1, ...] 89 viota.m v20, v0, v0.t 92 vadd.vv v16, v16, v20, v0.t 113 vle8.v v20, (INP) 114 vxor.vv v20, v20, v24 115 vse8.v v20, (OUTP)
|
/linux-master/arch/powerpc/include/asm/ |
H A D | ppc_asm.h | 697 #define v20 20 macro
|
/linux-master/tools/testing/selftests/powerpc/primitives/asm/ |
H A D | ppc_asm.h | 697 #define v20 20 macro
|
/linux-master/arch/powerpc/crypto/ |
H A D | aesp8-ppc.pl | 715 stvx v20,r10,$sp # ABI says so 1251 lvx v20,r10,$sp # ABI says so 1437 stvx v20,r10,$sp # ABI says so 1919 lvx v20,r10,$sp # ABI says so 2460 stvx v20,r7,$sp # ABI says so 3012 lvx v20,r10,$sp # ABI says so 3137 stvx v20,r7,$sp # ABI says so 3717 lvx v20,r10,$sp # ABI says so
|
/linux-master/arch/s390/include/asm/ |
H A D | fpu-insn-asm.h | 154 .ifc \vxr,%v20
|
/linux-master/arch/s390/crypto/ |
H A D | chacha-s390.S | 465 #define A5 %v20
|