Searched refs:signals (Results 1 - 25 of 44) sorted by path

12

/linux-master/arch/m68k/ifpsp060/
H A Diskeleton.S78 | deliver signals, reschedule etc..
/linux-master/tools/lib/subcmd/
H A Dsigchain.c13 static struct sigchain_signal signals[SIGCHAIN_MAX_SIGNALS]; variable in typeref:struct:sigchain_signal
23 struct sigchain_signal *s = signals + sig;
36 struct sigchain_signal *s = signals + sig;
/linux-master/arch/arc/kernel/
H A Dentry.S251 ; If ret to user mode do we need to handle signals, schedule() et al.
/linux-master/arch/arm/kernel/
H A Dentry-header.S98 @ r0-r7 are used for signals and never touched from now on. Clobbering
/linux-master/arch/arm/mach-pxa/
H A Dsleep.S105 @ (see Errata 31, GPIO output signals, ... unpredictable in sleep
/linux-master/arch/arm/mach-spear/
H A Dpl080.c26 } signals[16] = {{0, 0}, }; variable in typeref:struct:__anon19
36 if (signals[signal].busy &&
37 (signals[signal].val != cd->muxval)) {
43 if (!signals[signal].busy) {
56 signals[signal].busy++;
57 signals[signal].val = cd->muxval;
70 if (!signals[signal].busy)
73 signals[signal].busy--;
/linux-master/arch/m68k/kernel/
H A Dentry.S231 bnes 1b | if so, skip resched, signals
244 bnes 1f | if so, skip resched, signals
/linux-master/arch/mips/kernel/
H A Dentry.S85 # signals dont change between
129 # signals dont change between
138 work_notifysig: # deal with pending signals and
/linux-master/arch/powerpc/kernel/vdso/
H A Dsigtramp64.S305 # I don't think so, since gcc doesn't support async signals.
/linux-master/drivers/counter/
H A D104-quad-8.c454 /* Handle Index signals */
1309 counter->signals = quad8_signals;
H A Dcounter-chrdev.c295 comp_node.parent = counter->signals + parent;
297 ext = counter->signals[parent].ext;
298 num_ext = counter->signals[parent].num_ext;
H A Dcounter-sysfs.c882 counter->signals + i);
907 id = synapse->signal - counter->signals;
1128 /* Allocate space for attribute groups (signals, counts, and ext) */
H A Dftm-quaddec.c292 counter->signals = ftm_quaddec_signals;
H A Di8254.c427 counter->signals = i8254_signals;
H A Dintel-qep.c431 counter->signals = intel_qep_signals;
H A Dinterrupt-cnt.c22 struct counter_signal signals; member in struct:interrupt_cnt_priv
197 priv->signals.name = devm_kasprintf(dev, GFP_KERNEL, "IRQ %d",
199 if (!priv->signals.name)
202 counter->signals = &priv->signals;
207 priv->synapses.signal = &priv->signals;
H A Dmicrochip-tcb-capture.c379 counter->signals = mchp_tc_count_signals;
H A Drz-mtu3-cnt.c873 counter->signals = rz_mtu3_signals;
H A Dstm32-lptimer-cnt.c442 counter->signals = stm32_lptim_cnt_signals;
H A Dstm32-timer-cnt.c340 counter->signals = stm32_signals;
H A Dti-ecap-capture.c66 /* ECAP signals */
489 counter_dev->signals = ecap_cnt_signals;
H A Dti-eqep.c405 counter->signals = ti_eqep_signals;
/linux-master/drivers/dma/
H A Damba-pl08x.c14 * PL080 & PL081 both have 16 sets of DMA signals that can be routed to any
19 * and the number of incoming DMA signals are two totally different things.
20 * It is usually not possible to theoretically handle all physical signals,
46 * signals, the DMA controller will simply facilitate its AHB master.)
54 * to both the BREQ and SREQ signals (contrary to documented),
55 * transferring data if either is active. The LBREQ and LSREQ signals
100 * @signals: the number of request signals available from the hardware
114 u8 signals; member in struct:vendor_data
266 * @has_slave: the PL08x has a slave engine (routed signals)
[all...]
/linux-master/drivers/gpu/drm/amd/display/dc/
H A Ddc_dmub_srv.c1250 ips_driver->signals = new_signals;
1275 union dmub_shared_state_ips_driver_signals prev_driver_signals = ips_driver->signals;
1277 ips_driver->signals.all = 0;
1282 if (ips_fw->signals.bits.ips2_commit) {
1291 while (ips_fw->signals.bits.ips2_commit)
1303 while (ips_fw->signals.bits.ips1_commit)
/linux-master/drivers/gpu/drm/amd/display/dmub/inc/
H A Ddmub_cmd.h692 * struct dmub_shared_state_ips_fw - Firmware signals for IPS.
704 * struct dmub_shared_state_ips_signals - Firmware signals for IPS.
726 union dmub_shared_state_ips_fw_signals signals; /**< 4 bytes, IPS signal bits */ member in struct:dmub_shared_state_ips_fw
739 union dmub_shared_state_ips_driver_signals signals; /**< 4 bytes, IPS signal bits */ member in struct:dmub_shared_state_ips_driver

Completed in 496 milliseconds

12