Searched refs:UVD_DPG_LMA_CTL__SRAM_SEL__SHIFT (Results 1 - 11 of 11) sorted by last modified time

/linux-master/drivers/gpu/drm/amd/amdgpu/
H A Damdgpu_vcn.h87 (sram_sel << UVD_DPG_LMA_CTL__SRAM_SEL__SHIFT)); \
99 (sram_sel << UVD_DPG_LMA_CTL__SRAM_SEL__SHIFT)); \
H A Damdgpu_jpeg.h45 indirect << UVD_DPG_LMA_CTL__SRAM_SEL__SHIFT)); \
/linux-master/drivers/gpu/drm/amd/include/asic_reg/vcn/
H A Dvcn_5_0_0_sh_mask.h5390 #define UVD_DPG_LMA_CTL__SRAM_SEL__SHIFT 0x4 macro
H A Dvcn_4_0_5_sh_mask.h6213 #define UVD_DPG_LMA_CTL__SRAM_SEL__SHIFT 0x4 macro
H A Dvcn_4_0_0_sh_mask.h6380 #define UVD_DPG_LMA_CTL__SRAM_SEL__SHIFT 0x4 macro
H A Dvcn_4_0_3_sh_mask.h7196 #define UVD_DPG_LMA_CTL__SRAM_SEL__SHIFT 0x4 macro
[all...]
H A Dvcn_2_5_sh_mask.h1553 #define UVD_DPG_LMA_CTL__SRAM_SEL__SHIFT 0x4 macro
H A Dvcn_2_6_0_sh_mask.h2991 #define UVD_DPG_LMA_CTL__SRAM_SEL__SHIFT 0x4 macro
H A Dvcn_3_0_0_sh_mask.h2099 #define UVD_DPG_LMA_CTL__SRAM_SEL__SHIFT 0x4 macro
H A Dvcn_2_0_0_sh_mask.h1550 #define UVD_DPG_LMA_CTL__SRAM_SEL__SHIFT 0x4 macro
H A Dvcn_1_0_sh_mask.h94 #define UVD_DPG_LMA_CTL__SRAM_SEL__SHIFT 0x4 macro

Completed in 913 milliseconds