Lines Matching refs:UVD_DPG_LMA_CTL__SRAM_SEL__SHIFT
7196 #define UVD_DPG_LMA_CTL__SRAM_SEL__SHIFT 0x4