Searched refs:AR_IMR (Results 1 - 16 of 16) sorted by relevance

/haiku/src/add-ons/kernel/drivers/network/wlan/atheroswifi/dev/ath/ath_hal/ar5210/
H A Dar5210_interrupts.c126 OS_REG_WRITE(ah, AR_IMR, mask);
H A Dar5210reg.h42 #define AR_IMR 0x0020 /* Interrupt mask register */ macro
H A Dar5210_reset.c173 OS_REG_WRITE(ah, AR_IMR, 0);
/haiku/src/add-ons/kernel/drivers/network/wlan/atheroswifi/dev/ath/ath_hal/ar5211/
H A Dar5211_interrupts.c152 OS_REG_WRITE(ah, AR_IMR, mask);
H A Dar5211_reset.c506 OS_REG_WRITE(ah, AR_IMR, INIT_INTERRUPT_MASK);
515 OS_REG_WRITE(ah, AR_IMR, OS_REG_READ(ah, AR_IMR) | AR_IMR_MIB);
H A Dar5211reg.h57 #define AR_IMR 0x00a0 /* Primary interrupt mask register */ macro
/haiku/src/add-ons/kernel/drivers/network/wlan/atheroswifi/dev/ath/ath_hal/ar5212/
H A Dar5212_interrupts.c191 OS_REG_WRITE(ah, AR_IMR, mask);
H A Dar5212reg.h54 #define AR_IMR 0x00a0 /* MAC Primary interrupt mask register */ macro
H A Dar5212_reset.c577 OS_REG_WRITE(ah, AR_IMR, ahp->ah_maskReg);
/haiku/src/add-ons/kernel/drivers/network/wlan/atheroswifi/dev/ath/ath_hal/ar5416/
H A Dar5416_interrupts.c160 * in AR_ISR even if the relevant bit in AR_IMR is clear.
341 OS_REG_WRITE(ah, AR_IMR, mask);
343 (void) OS_REG_READ(ah, AR_IMR);
H A Dar5416_reset.c687 OS_REG_WRITE(ah, AR_IMR, ahp->ah_maskReg);
/haiku/src/add-ons/kernel/drivers/network/wlan/atheroswifi/contrib/ath_hal/ar9300/
H A Dar9300_interrupts.c636 OS_REG_WRITE(ah, AR_IMR, mask);
728 "AR_IMR 0x%x IER 0x%x\n",
729 OS_REG_READ(ah, AR_IMR), OS_REG_READ(ah, AR_IER));
H A Dar9300_power.c1363 OS_REG_WRITE(ah, AR_IMR, OS_REG_READ(ah, AR_IMR) | AR_IMR_GENTMR);
H A Dar9300reg.h321 #define AR_IMR AR_MAC_DMA_OFFSET(MAC_DMA_IMR_P) macro
H A Dar9300_reset.c4213 OS_REG_WRITE(ah, AR_IMR, ahp->ah_mask_reg);
/haiku/src/add-ons/kernel/drivers/network/wlan/atheroswifi/dev/ath/ath_hal/ar5312/
H A Dar5312_reset.c501 OS_REG_WRITE(ah, AR_IMR, ahp->ah_maskReg);

Completed in 178 milliseconds