/u-boot/board/compulab/cl-som-imx7/ |
H A D | spl.c | 94 cl_som_imx7_spl_ddrc_regs_val.rfshtmg = 0x00400046; 105 cl_som_imx7_spl_ddrc_regs_val.rfshtmg = 0x00400046; 116 cl_som_imx7_spl_ddrc_regs_val.rfshtmg = 0x00400046; 127 cl_som_imx7_spl_ddrc_regs_val.rfshtmg = 0x0040005E;
|
/u-boot/board/ronetix/imx7-cm/ |
H A D | spl.c | 25 .rfshtmg = 0x00400046, 48 .rfshtmg = 0x00400046,
|
/u-boot/arch/arm/mach-sunxi/dram_timings/ |
H A D | lpddr3_stock.c | 82 writel(RFSHTMG_TREFI(trefi) | RFSHTMG_TRFC(trfc), &mctl_ctl->rfshtmg);
|
H A D | h616_lpddr3.c | 94 writel((trefi << 16) | trfc, &mctl_ctl->rfshtmg);
|
H A D | ddr2_v3s.c | 83 writel(RFSHTMG_TREFI(trefi) | RFSHTMG_TRFC(trfc), &mctl_ctl->rfshtmg);
|
H A D | h6_lpddr3.c | 131 writel((trefi << 16) | trfc, &mctl_ctl->rfshtmg);
|
H A D | h6_ddr3_1333.c | 143 writel((trefi << 16) | trfc, &mctl_ctl->rfshtmg);
|
H A D | h616_ddr3_1333.c | 105 writel((trefi << 16) | trfc, &mctl_ctl->rfshtmg);
|
H A D | ddr3_1333.c | 86 writel(RFSHTMG_TREFI(trefi) | RFSHTMG_TRFC(trfc), &mctl_ctl->rfshtmg);
|
H A D | h616_lpddr4_2133.c | 94 writel((trefi << 16) | trfc, &mctl_ctl->rfshtmg);
|
/u-boot/arch/arm/mach-imx/mx7/ |
H A D | ddr.c | 61 writel(ddrc_regs_val->rfshtmg, &ddrc_regs->rfshtmg);
|
/u-boot/board/technexion/pico-imx7d/ |
H A D | spl.c | 39 .rfshtmg = 0x00400046, 62 .rfshtmg = 0x00400046,
|
/u-boot/arch/arm/include/asm/arch-mx7/ |
H A D | mx7-ddr.h | 21 u32 rfshtmg; /* 0x0064 */ member in struct:ddrc
|
/u-boot/drivers/ram/stm32mp1/ |
H A D | stm32mp1_ddr.h | 70 u32 rfshtmg; member in struct:stm32mp1_ddrctrl_timing
|
H A D | stm32mp1_ddr_regs.h | 32 u32 rfshtmg; /* 0x64 Refresh Timing*/ member in struct:stm32mp1_ddrctl
|
/u-boot/arch/arm/include/asm/arch-sunxi/ |
H A D | dram_sun50i_h616.h | 80 u32 rfshtmg; /* 0x064 */ member in struct:sunxi_mctl_ctl_reg
|
H A D | dram_sun8i_a23.h | 109 u32 rfshtmg; /* 0x64 */ member in struct:sunxi_mctl_ctl_reg
|
H A D | dram_sun50i_h6.h | 95 u32 rfshtmg; /* 0x064 */ member in struct:sunxi_mctl_ctl_reg
|
H A D | dram_sun9i.h | 61 u32 rfshtmg; /* 0x64 refresh timing register */ member in struct:sunxi_mctl_ctl_reg
|
H A D | dram_sun8i_a83t.h | 102 u32 rfshtmg; /* 0x90 */ member in struct:sunxi_mctl_ctl_reg
|
H A D | dram_sun8i_a33.h | 102 u32 rfshtmg; /* 0x90 */ member in struct:sunxi_mctl_ctl_reg
|
H A D | dram_sunxi_dw.h | 98 u32 rfshtmg; /* 0x90 refresh timing */ member in struct:sunxi_mctl_ctl_reg
|
/u-boot/arch/arm/mach-sunxi/ |
H A D | dram_sun8i_a33.c | 168 writel(reg_val, &mctl_ctl->rfshtmg);
|
H A D | dram_sun8i_a83t.c | 200 writel(reg_val, &mctl_ctl->rfshtmg);
|
H A D | dram_sun8i_a23.c | 209 &mctl_ctl->rfshtmg);
|