Searched refs:reg_offset (Results 1 - 25 of 26) sorted by path

12

/netgear-WNDR4500v2-V1.0.0.60_1.0.38/src/linux/linux-2.6/arch/arm/mach-omap2/
H A Dclock.c786 static u32 omap2_get_src_field(u32 *type_to_addr, u32 reg_offset, argument
795 if (reg_offset == 13) { /* DSS2_fclk */
801 } else if (reg_offset == 8) { /* DSS1_fclk */
807 } else if ((reg_offset == 15) && cpu_is_omap2420()){ /*vlnyq*/
838 if (reg_offset == 0x3) {
844 else if (reg_offset == 0x5) {
/netgear-WNDR4500v2-V1.0.0.60_1.0.38/src/linux/linux-2.6/arch/i386/math-emu/
H A Dget_address.c33 static int reg_offset[] = { variable
44 #define REG_(x) (*(long *)(reg_offset[(x)]+(u_char *) FPU_info))
/netgear-WNDR4500v2-V1.0.0.60_1.0.38/src/linux/linux-2.6/arch/m32r/kernel/
H A Dptrace.c63 static int reg_offset[] = { variable
229 reg2 = get_stack_long(child, reg_offset[regno2]);
233 reg1 = get_stack_long(child, reg_offset[regno1]);
236 reg1 = get_stack_long(child, reg_offset[regno1]);
316 reg_offset[regno]);
324 reg_offset[regno]);
333 reg_offset[regno]);
/netgear-WNDR4500v2-V1.0.0.60_1.0.38/src/linux/linux-2.6/arch/powerpc/sysdev/
H A Dtsi108_pci.c59 extern u32 tsi108_read_reg(u32 reg_offset);
60 extern void tsi108_write_reg(u32 reg_offset, u32 val);
/netgear-WNDR4500v2-V1.0.0.60_1.0.38/src/linux/linux-2.6/drivers/net/
H A D8390.h73 u32 *reg_offset; /* Register mapping table */ member in struct:ei_device
H A Dbig_sur_ge.h424 #define BIG_SUR_GE_READ_REG(base_addr, reg_offset) \
425 BIG_SUR_GE_READ(base_addr + reg_offset)
427 #define BIG_SUR_GE_WRITE_REG(base_addr, reg_offset, data) \
428 BIG_SUR_GE_WRITE(base_addr + reg_offset, data)
H A Dbmac.c169 void bmwrite(struct net_device *dev, unsigned long reg_offset, unsigned data ) argument
171 out_le16((void __iomem *)dev->base_addr + reg_offset, data);
176 unsigned short bmread(struct net_device *dev, unsigned long reg_offset )
178 return in_le16((void __iomem *)dev->base_addr + reg_offset);
H A Dhydra.c34 #define EI_SHIFT(x) (ei_local->reg_offset[x])
147 ei_status.reg_offset = hydra_offsets;
H A Dmac8390.c47 #define EI_SHIFT(x) (ei_local->reg_offset[x])
551 ei_status.reg_offset = back4_offsets;
560 ei_status.reg_offset = back4_offsets;
575 ei_status.reg_offset = back4_offsets;
584 ei_status.reg_offset = fwrd2_offsets;
595 ei_status.reg_offset = fwrd4_offsets;
604 ei_status.reg_offset = fwrd4_offsets;
H A Dmacsonic.c73 + lp->reg_offset))
75 + lp->reg_offset))
335 /* Danger! My arms are flailing wildly! You *must* set lp->reg_offset
352 lp->reg_offset = 0;
361 lp->reg_offset = 2;
370 lp->reg_offset = 0;
375 lp->reg_offset = 2;
381 lp->device->bus_id, sr, lp->dma_bitmode?32:16, lp->reg_offset);
456 int reg_offset, dma_bitmode; local
481 reg_offset
[all...]
H A Dmv643xx_eth.c1894 unsigned int reg_offset; local
1897 reg_offset = entry % 4; /* Entry offset within the register */
1901 table_reg |= 0x01 << (8 * reg_offset);
H A Dne-h8300.c36 #define EI_SHIFT(x) (ei_local->reg_offset[x])
85 static u32 reg_offset[16]; variable
96 for (i = 0; i < sizeof(reg_offset) / sizeof(u32); i++)
98 reg_offset[i] = i * 2 + 1;
100 reg_offset[i] = i;
102 ei_local->reg_offset = reg_offset;
H A Dsonic.h294 int reg_offset; member in struct:sonic_local
H A Dzorro8390.c37 #define EI_SHIFT(x) (ei_local->reg_offset[x])
233 ei_status.reg_offset = zorro8390_offsets;
/netgear-WNDR4500v2-V1.0.0.60_1.0.38/src/linux/linux-2.6/drivers/net/arm/
H A Detherh.c54 #define EI_SHIFT(x) (ei_local->reg_offset[x])
726 ei_local->reg_offset = etherm_regoffsets;
729 ei_local->reg_offset = etherh_regoffsets;
/netgear-WNDR4500v2-V1.0.0.60_1.0.38/src/linux/linux-2.6/drivers/net/chelsio/
H A Despi.c62 int ch_addr, int reg_offset, u32 wr_data)
67 V_REGISTER_OFFSET(reg_offset) |
61 tricn_write(adapter_t *adapter, int bundle_addr, int module_addr, int ch_addr, int reg_offset, u32 wr_data) argument
/netgear-WNDR4500v2-V1.0.0.60_1.0.38/src/linux/linux-2.6/drivers/scsi/
H A DFlashPoint.c4976 unsigned long reg_offset; local
4990 reg_offset = hp_aramBase;
5020 WR_HARP32(p_port, reg_offset, addr);
5021 reg_offset += 4;
5023 WR_HARP32(p_port, reg_offset, count);
5024 reg_offset += 4;
/netgear-WNDR4500v2-V1.0.0.60_1.0.38/src/linux/linux-2.6/include/asm-arm/arch-at91/
H A Dio.h34 static inline unsigned int at91_sys_read(unsigned int reg_offset) argument
38 return __raw_readl(addr + reg_offset);
41 static inline void at91_sys_write(unsigned int reg_offset, unsigned long value) argument
45 __raw_writel(value, addr + reg_offset);
/netgear-WNDR4500v2-V1.0.0.60_1.0.38/src/linux/linux-2.6/include/asm-arm/arch-omap/
H A Dmux.h124 #define MUX_CFG_24XX(desc, reg_offset, mode, \
129 .mux_reg = reg_offset, \
/netgear-WNDR4500v2-V1.0.0.60_1.0.38/src/linux/linux-2.6/include/asm-powerpc/
H A Dtsi108.h111 static inline u32 tsi108_read_reg(u32 reg_offset) argument
113 return in_be32((volatile u32 *)(tsi108_csr_vir_base + reg_offset));
116 static inline void tsi108_write_reg(u32 reg_offset, u32 val) argument
118 out_be32((volatile u32 *)(tsi108_csr_vir_base + reg_offset), val);
/netgear-WNDR4500v2-V1.0.0.60_1.0.38/src/linux/linux-2.6/sound/pci/
H A Dintel8x0.c341 unsigned long reg_offset; /* offset to bmaddr */ member in struct:ichdev
659 unsigned long port = ichdev->reg_offset;
712 unsigned long port = ichdev->reg_offset;
801 unsigned long port = ichdev->reg_offset;
839 unsigned long port = ichdev->reg_offset;
1026 civ = igetbyte(chip, ichdev->reg_offset + ICH_REG_OFF_CIV);
1027 ptr1 = igetword(chip, ichdev->reg_offset + ichdev->roff_picb);
1033 if (civ == igetbyte(chip, ichdev->reg_offset + ICH_REG_OFF_CIV) &&
1034 ptr1 == igetword(chip, ichdev->reg_offset + ichdev->roff_picb))
2304 iputbyte(chip, ICH_REG_OFF_CR + chip->ichd[i].reg_offset,
[all...]
H A Dintel8x0m.c171 unsigned long reg_offset; /* offset to bmaddr */ member in struct:ichdev
388 unsigned long port = ichdev->reg_offset;
429 unsigned long port = ichdev->reg_offset;
514 unsigned long port = ichdev->reg_offset;
561 ptr1 = igetword(chip, ichdev->reg_offset + ichdev->roff_picb) << chip->pcm_pos_shift;
936 iputbyte(chip, ICH_REG_OFF_CR + chip->ichd[i].reg_offset, 0x00);
939 iputbyte(chip, ICH_REG_OFF_CR + chip->ichd[i].reg_offset, ICH_RESETREGS);
942 iputdword(chip, ICH_REG_OFF_BDBAR + chip->ichd[i].reg_offset, chip->ichd[i].bdbar_addr);
954 iputbyte(chip, ICH_REG_OFF_CR + chip->ichd[i].reg_offset, 0x00);
957 iputbyte(chip, ICH_REG_OFF_CR + chip->ichd[i].reg_offset, ICH_RESETREG
[all...]
H A Dvia82xx.c316 unsigned int reg_offset; member in struct:viadev
965 ((viadev->reg_offset & 0x10) == 0 ? VIA_REG_TYPE_INT_LSAMPLE : 0) |
1030 if (chip->spdif_on && viadev->reg_offset == 0x30)
1041 outb(chip->playback_volume[viadev->reg_offset / 0x10][0],
1043 outb(chip->playback_volume[viadev->reg_offset / 0x10][1],
1165 if (chip->spdif_on && viadev->reg_offset == 0x30) {
1169 } else if (chip->dxs_fixed && viadev->reg_offset < 0x40) {
1173 } else if (chip->dxs_src && viadev->reg_offset < 0x40) {
1356 static void init_viadev(struct via82xx *chip, int idx, unsigned int reg_offset, argument
1359 chip->devs[idx].reg_offset
[all...]
H A Dvia82xx_modem.c218 unsigned int reg_offset; member in struct:viadev
821 static void init_viadev(struct via82xx_modem *chip, int idx, unsigned int reg_offset, argument
824 chip->devs[idx].reg_offset = reg_offset;
826 chip->devs[idx].port = chip->port + reg_offset;
/netgear-WNDR4500v2-V1.0.0.60_1.0.38/src/shared/
H A Dbcmrobo.c1252 uint8 reg_offset, reg_val; local
1264 for (reg_offset = REG_CTRL_PORT6; reg_offset <= REG_CTRL_PORT7; reg_offset ++) {
1267 robo->ops->write_reg(robo, PAGE_CTRL, reg_offset, &reg_val,

Completed in 265 milliseconds

12