Searched refs:FIELD32 (Results 1 - 11 of 11) sorted by relevance

/netgear-R7000-V1.0.7.12_1.2.5/components/opensource/linux/linux-2.6.36/drivers/net/wireless/rt2x00/
H A Drt2500pci.h79 #define CSR0_REVISION FIELD32(0x0000ffff)
88 #define CSR1_SOFT_RESET FIELD32(0x00000001)
89 #define CSR1_BBP_RESET FIELD32(0x00000002)
90 #define CSR1_HOST_READY FIELD32(0x00000004)
101 #define CSR3_BYTE0 FIELD32(0x000000ff)
102 #define CSR3_BYTE1 FIELD32(0x0000ff00)
103 #define CSR3_BYTE2 FIELD32(0x00ff0000)
104 #define CSR3_BYTE3 FIELD32(0xff000000)
110 #define CSR4_BYTE4 FIELD32(0x000000ff)
111 #define CSR4_BYTE5 FIELD32(
[all...]
H A Drt2800pci.h65 #define TXD_W0_SD_PTR0 FIELD32(0xffffffff)
70 #define TXD_W1_SD_LEN1 FIELD32(0x00003fff)
71 #define TXD_W1_LAST_SEC1 FIELD32(0x00004000)
72 #define TXD_W1_BURST FIELD32(0x00008000)
73 #define TXD_W1_SD_LEN0 FIELD32(0x3fff0000)
74 #define TXD_W1_LAST_SEC0 FIELD32(0x40000000)
75 #define TXD_W1_DMA_DONE FIELD32(0x80000000)
80 #define TXD_W2_SD_PTR1 FIELD32(0xffffffff)
88 #define TXD_W3_WIV FIELD32(0x01000000)
89 #define TXD_W3_QSEL FIELD32(
[all...]
H A Drt2800usb.h59 #define TXINFO_W0_USB_DMA_TX_PKT_LEN FIELD32(0x0000ffff)
60 #define TXINFO_W0_WIV FIELD32(0x01000000)
61 #define TXINFO_W0_QSEL FIELD32(0x06000000)
62 #define TXINFO_W0_SW_USE_LAST_ROUND FIELD32(0x08000000)
63 #define TXINFO_W0_USB_DMA_NEXT_VALID FIELD32(0x40000000)
64 #define TXINFO_W0_USB_DMA_TX_BURST FIELD32(0x80000000)
74 #define RXINFO_W0_USB_DMA_RX_PKT_LEN FIELD32(0x0000ffff)
91 #define RXD_W0_BA FIELD32(0x00000001)
92 #define RXD_W0_DATA FIELD32(0x00000002)
93 #define RXD_W0_NULLDATA FIELD32(
[all...]
H A Drt2800.h107 #define E2PROM_CSR_DATA_CLOCK FIELD32(0x00000001)
108 #define E2PROM_CSR_CHIP_SELECT FIELD32(0x00000002)
109 #define E2PROM_CSR_DATA_IN FIELD32(0x00000004)
110 #define E2PROM_CSR_DATA_OUT FIELD32(0x00000008)
111 #define E2PROM_CSR_TYPE FIELD32(0x00000030)
112 #define E2PROM_CSR_LOAD_STATUS FIELD32(0x00000040)
113 #define E2PROM_CSR_RELOAD FIELD32(0x00000080)
119 #define OPT_14_CSR_BIT0 FIELD32(0x00000001)
127 #define INT_SOURCE_CSR_RXDELAYINT FIELD32(0x00000001)
128 #define INT_SOURCE_CSR_TXDELAYINT FIELD32(
[all...]
H A Drt73usb.h145 #define MAC_CSR0_REVISION FIELD32(0x0000000f)
146 #define MAC_CSR0_CHIPSET FIELD32(0x000ffff0)
155 #define MAC_CSR1_SOFT_RESET FIELD32(0x00000001)
156 #define MAC_CSR1_BBP_RESET FIELD32(0x00000002)
157 #define MAC_CSR1_HOST_READY FIELD32(0x00000004)
163 #define MAC_CSR2_BYTE0 FIELD32(0x000000ff)
164 #define MAC_CSR2_BYTE1 FIELD32(0x0000ff00)
165 #define MAC_CSR2_BYTE2 FIELD32(0x00ff0000)
166 #define MAC_CSR2_BYTE3 FIELD32(0xff000000)
177 #define MAC_CSR3_BYTE4 FIELD32(
[all...]
H A Drt61pci.h76 #define HOST_CMD_CSR_HOST_COMMAND FIELD32(0x0000007f)
77 #define HOST_CMD_CSR_INTERRUPT_MCU FIELD32(0x00000080)
86 #define MCU_CNTL_CSR_SELECT_BANK FIELD32(0x00000001)
87 #define MCU_CNTL_CSR_RESET FIELD32(0x00000002)
88 #define MCU_CNTL_CSR_READY FIELD32(0x00000004)
95 #define SOFT_RESET_CSR_FORCE_CLOCK_ON FIELD32(0x00000002)
101 #define MCU_INT_SOURCE_CSR_0 FIELD32(0x00000001)
102 #define MCU_INT_SOURCE_CSR_1 FIELD32(0x00000002)
103 #define MCU_INT_SOURCE_CSR_2 FIELD32(0x00000004)
104 #define MCU_INT_SOURCE_CSR_3 FIELD32(
[all...]
H A Drt2400pci.h68 #define CSR0_REVISION FIELD32(0x0000ffff)
77 #define CSR1_SOFT_RESET FIELD32(0x00000001)
78 #define CSR1_BBP_RESET FIELD32(0x00000002)
79 #define CSR1_HOST_READY FIELD32(0x00000004)
90 #define CSR3_BYTE0 FIELD32(0x000000ff)
91 #define CSR3_BYTE1 FIELD32(0x0000ff00)
92 #define CSR3_BYTE2 FIELD32(0x00ff0000)
93 #define CSR3_BYTE3 FIELD32(0xff000000)
99 #define CSR4_BYTE4 FIELD32(0x000000ff)
100 #define CSR4_BYTE5 FIELD32(
[all...]
H A Drt2500usb.h192 #define MAC_CSR19_BIT0 FIELD32(0x0001)
193 #define MAC_CSR19_BIT1 FIELD32(0x0002)
194 #define MAC_CSR19_BIT2 FIELD32(0x0004)
195 #define MAC_CSR19_BIT3 FIELD32(0x0008)
196 #define MAC_CSR19_BIT4 FIELD32(0x0010)
197 #define MAC_CSR19_BIT5 FIELD32(0x0020)
198 #define MAC_CSR19_BIT6 FIELD32(0x0040)
199 #define MAC_CSR19_BIT7 FIELD32(0x0080)
623 #define RF1_TUNER FIELD32(0x00020000)
628 #define RF3_TUNER FIELD32(
[all...]
H A Drt2x00reg.h246 #define FIELD32(__mask) \ macro
/netgear-R7000-V1.0.7.12_1.2.5/ap/gpl/iserver/forked-daapd-0.19/src/
H A DRSPParser.c2072 pANTLR3_COMMON_TOKEN FIELD32; local
2091 FIELD32 = NULL;
2112 FIELD32 = (pANTLR3_COMMON_TOKEN) MATCHT(FIELD, &FOLLOW_FIELD_in_datecrit292);
2118 CREATE_stream_FIELD; stream_FIELD->add(stream_FIELD, FIELD32, NULL);
/netgear-R7000-V1.0.7.12_1.2.5/ap/gpl/iserver/forked-daapd-0.19/src/pregen/
H A DRSPParser.c2072 pANTLR3_COMMON_TOKEN FIELD32; local
2091 FIELD32 = NULL;
2112 FIELD32 = (pANTLR3_COMMON_TOKEN) MATCHT(FIELD, &FOLLOW_FIELD_in_datecrit292);
2118 CREATE_stream_FIELD; stream_FIELD->add(stream_FIELD, FIELD32, NULL);

Completed in 68 milliseconds