Searched refs:Ins (Results 1 - 25 of 83) sorted by relevance

1234

/freebsd-11-stable/contrib/llvm-project/llvm/lib/Target/PowerPC/
H A DPPCCCState.cpp27 const SmallVectorImpl<ISD::InputArg> &Ins) {
28 for (const auto &I : Ins) {
26 PreAnalyzeFormalArguments( const SmallVectorImpl<ISD::InputArg> &Ins) argument
H A DPPCCCState.h24 PreAnalyzeFormalArguments(const SmallVectorImpl<ISD::InputArg> &Ins);
H A DPPCISelLowering.h1032 const SmallVectorImpl<ISD::InputArg> &Ins,
1042 const SmallVectorImpl<ISD::InputArg> &Ins,
1100 const SmallVectorImpl<ISD::InputArg> &Ins,
1109 const SmallVectorImpl<ISD::InputArg> &Ins,
1115 const SmallVectorImpl<ISD::InputArg> &Ins,
1138 const SmallVectorImpl<ISD::InputArg> &Ins, const SDLoc &dl,
1142 const SmallVectorImpl<ISD::InputArg> &Ins, const SDLoc &dl,
1146 const SmallVectorImpl<ISD::InputArg> &Ins, const SDLoc &dl,
1150 const SmallVectorImpl<ISD::InputArg> &Ins, const SDLoc &dl,
1163 const SmallVectorImpl<ISD::InputArg> &Ins,
[all...]
H A DPPCRegisterInfo.cpp750 MachineBasicBlock::reverse_iterator Ins = MI; local
752 ++Ins;
755 for (; Ins != Rend; ++Ins) {
757 if (Ins->modifiesRegister(SrcReg, TRI))
760 if (Ins->readsRegister(SrcReg, TRI))
764 Ins = MI;
768 if (!Ins->isDebugInstr())
773 if (Ins == MBB.rend())
774 Ins
[all...]
/freebsd-11-stable/contrib/llvm-project/llvm/lib/Target/Mips/
H A DMipsCCState.h32 void PreAnalyzeCallResultForF128(const SmallVectorImpl<ISD::InputArg> &Ins,
49 PreAnalyzeFormalArgumentsForF128(const SmallVectorImpl<ISD::InputArg> &Ins);
52 PreAnalyzeCallResultForVectorFloat(const SmallVectorImpl<ISD::InputArg> &Ins,
56 const SmallVectorImpl<ISD::InputArg> &Ins);
110 void AnalyzeFormalArguments(const SmallVectorImpl<ISD::InputArg> &Ins, argument
112 PreAnalyzeFormalArgumentsForF128(Ins);
113 CCState::AnalyzeFormalArguments(Ins, Fn);
119 void AnalyzeCallResult(const SmallVectorImpl<ISD::InputArg> &Ins, argument
122 PreAnalyzeCallResultForF128(Ins, RetTy, Func);
123 PreAnalyzeCallResultForVectorFloat(Ins, RetT
[all...]
H A DMipsCCState.cpp87 const SmallVectorImpl<ISD::InputArg> &Ins,
89 for (unsigned i = 0; i < Ins.size(); ++i) {
112 const SmallVectorImpl<ISD::InputArg> &Ins, const Type *RetTy) {
113 for (unsigned i = 0; i < Ins.size(); ++i) {
148 const SmallVectorImpl<ISD::InputArg> &Ins) {
150 for (unsigned i = 0; i < Ins.size(); ++i) {
156 if (Ins[i].Flags.isSRet()) {
163 assert(Ins[i].getOrigArgIndex() < MF.getFunction().arg_size());
164 std::advance(FuncArg, Ins[i].getOrigArgIndex());
86 PreAnalyzeCallResultForF128( const SmallVectorImpl<ISD::InputArg> &Ins, const Type *RetTy, const char *Call) argument
111 PreAnalyzeCallResultForVectorFloat( const SmallVectorImpl<ISD::InputArg> &Ins, const Type *RetTy) argument
147 PreAnalyzeFormalArgumentsForF128( const SmallVectorImpl<ISD::InputArg> &Ins) argument
H A DMipsCallLowering.cpp481 SmallVector<ISD::InputArg, 8> Ins; local
482 subTargetRegTypeForCallingConv(F, ArgInfos, OrigArgIndices, Ins);
493 CCInfo.AnalyzeFormalArguments(Ins, TLI.CCAssignFnForCall());
494 setLocInfo(ArgLocs, Ins);
651 SmallVector<ISD::InputArg, 8> Ins; local
652 subTargetRegTypeForCallingConv(F, ArgInfos, OrigRetIndices, Ins);
658 CCInfo.AnalyzeCallResult(Ins, TLI.CCAssignFnForReturn(), Info.OrigRet.Ty,
660 setLocInfo(ArgLocs, Ins);
/freebsd-11-stable/contrib/llvm-project/llvm/lib/Transforms/Scalar/
H A DStraightLineStrengthReduce.cpp113 : CandidateKind(CT), Base(B), Index(Idx), Stride(S), Ins(I) {}
140 Instruction *Ins = nullptr; member in struct:__anon2761::StraightLineStrengthReduce::Candidate
262 return (Basis.Ins != C.Ins && // skip the same instruction
265 Basis.Ins->getType() == C.Ins->getType() &&
267 DT->dominates(Basis.Ins->getParent(), C.Ins->getParent()) &&
297 return isGEPFoldable(cast<GetElementPtrInst>(C.Ins), TTI);
324 hasOnlyOneNonZeroIndex(cast<GetElementPtrInst>(C.Ins)));
[all...]
/freebsd-11-stable/contrib/llvm-project/llvm/lib/Target/SystemZ/
H A DSystemZCallingConv.h44 void AnalyzeFormalArguments(const SmallVectorImpl<ISD::InputArg> &Ins, argument
48 for (unsigned i = 0; i < Ins.size(); ++i)
52 for (unsigned i = 0; i < Ins.size(); ++i)
53 ArgIsShortVector.push_back(IsShortVectorType(Ins[i].ArgVT));
55 CCState::AnalyzeFormalArguments(Ins, Fn);
/freebsd-11-stable/contrib/llvm-project/llvm/lib/CodeGen/
H A DCallingConvLower.cpp86 CCState::AnalyzeFormalArguments(const SmallVectorImpl<ISD::InputArg> &Ins, argument
88 unsigned NumArgs = Ins.size();
91 MVT ArgVT = Ins[i].VT;
92 ISD::ArgFlagsTy ArgFlags = Ins[i].Flags;
163 void CCState::AnalyzeCallResult(const SmallVectorImpl<ISD::InputArg> &Ins, argument
165 for (unsigned i = 0, e = Ins.size(); i != e; ++i) {
166 MVT VT = Ins[i].VT;
167 ISD::ArgFlagsTy Flags = Ins[i].Flags;
262 const SmallVectorImpl<ISD::InputArg> &Ins,
268 CCInfo1.AnalyzeCallResult(Ins, CalleeF
[all...]
/freebsd-11-stable/contrib/llvm-project/llvm/lib/Target/Lanai/
H A DLanaiISelLowering.h118 const SmallVectorImpl<ISD::InputArg> &Ins,
124 const SmallVectorImpl<ISD::InputArg> &Ins,
130 const SmallVectorImpl<ISD::InputArg> &Ins,
139 const SmallVectorImpl<ISD::InputArg> &Ins,
/freebsd-11-stable/contrib/llvm-project/llvm/include/llvm/Transforms/Instrumentation/
H A DInstrProfiling.h89 void computeNumValueSiteCounts(InstrProfValueProfileInst *Ins);
92 void lowerValueProfileInst(InstrProfValueProfileInst *Ins);
/freebsd-11-stable/contrib/llvm-project/llvm/lib/Target/ARC/
H A DARCISelLowering.h83 const SmallVectorImpl<ISD::InputArg> &Ins,
97 const SmallVectorImpl<ISD::InputArg> &Ins,
H A DARCISelLowering.cpp229 SmallVectorImpl<ISD::InputArg> &Ins = CLI.Ins; local
249 RetCCInfo.AnalyzeCallResult(Ins, RetCC_ARC);
433 const SmallVectorImpl<ISD::InputArg> &Ins, const SDLoc &dl,
440 return LowerCallArguments(Chain, CallConv, IsVarArg, Ins, dl, DAG, InVals);
448 const SmallVectorImpl<ISD::InputArg> &Ins, SDLoc dl, SelectionDAG &DAG,
460 CCInfo.AnalyzeFormalArguments(Ins, CC_ARC);
514 const ArgDataPair ADP = {ArgIn, Ins[i].Flags};
431 LowerFormalArguments( SDValue Chain, CallingConv::ID CallConv, bool IsVarArg, const SmallVectorImpl<ISD::InputArg> &Ins, const SDLoc &dl, SelectionDAG &DAG, SmallVectorImpl<SDValue> &InVals) const argument
446 LowerCallArguments( SDValue Chain, CallingConv::ID CallConv, bool IsVarArg, const SmallVectorImpl<ISD::InputArg> &Ins, SDLoc dl, SelectionDAG &DAG, SmallVectorImpl<SDValue> &InVals) const argument
/freebsd-11-stable/contrib/llvm-project/llvm/lib/Target/BPF/
H A DBPFISelLowering.h79 const SmallVectorImpl<ISD::InputArg> &Ins,
93 const SmallVectorImpl<ISD::InputArg> &Ins,
H A DBPFISelLowering.cpp208 const SmallVectorImpl<ISD::InputArg> &Ins, const SDLoc &DL,
224 CCInfo.AnalyzeFormalArguments(Ins, getHasAlu32() ? CC_BPF32 : CC_BPF64);
280 auto &Ins = CLI.Ins; local
402 return LowerCallResult(Chain, InFlag, CallConv, IsVarArg, Ins, CLI.DL, DAG,
456 const SmallVectorImpl<ISD::InputArg> &Ins, const SDLoc &DL,
464 if (Ins.size() >= 2) {
466 for (unsigned i = 0, e = Ins.size(); i != e; ++i)
467 InVals.push_back(DAG.getConstant(0, DL, Ins[i].VT));
468 return DAG.getCopyFromReg(Chain, DL, 1, Ins[
206 LowerFormalArguments( SDValue Chain, CallingConv::ID CallConv, bool IsVarArg, const SmallVectorImpl<ISD::InputArg> &Ins, const SDLoc &DL, SelectionDAG &DAG, SmallVectorImpl<SDValue> &InVals) const argument
454 LowerCallResult( SDValue Chain, SDValue InFlag, CallingConv::ID CallConv, bool IsVarArg, const SmallVectorImpl<ISD::InputArg> &Ins, const SDLoc &DL, SelectionDAG &DAG, SmallVectorImpl<SDValue> &InVals) const argument
[all...]
/freebsd-11-stable/contrib/llvm-project/llvm/lib/Target/VE/
H A DVEISelLowering.cpp66 const SmallVectorImpl<ISD::InputArg> &Ins, const SDLoc &DL,
69 assert(Ins.empty() && "TODO implement input arguments");
64 LowerFormalArguments( SDValue Chain, CallingConv::ID CallConv, bool IsVarArg, const SmallVectorImpl<ISD::InputArg> &Ins, const SDLoc &DL, SelectionDAG &DAG, SmallVectorImpl<SDValue> &InVals) const argument
H A DVEISelLowering.h47 const SmallVectorImpl<ISD::InputArg> &Ins,
/freebsd-11-stable/contrib/llvm-project/llvm/lib/Target/MSP430/
H A DMSP430ISelLowering.h142 const SmallVectorImpl<ISD::InputArg> &Ins,
148 const SmallVectorImpl<ISD::InputArg> &Ins,
154 const SmallVectorImpl<ISD::InputArg> &Ins,
160 const SmallVectorImpl<ISD::InputArg> &Ins,
/freebsd-11-stable/contrib/llvm-project/llvm/lib/Transforms/IPO/
H A DIPConstantPropagation.cpp250 Instruction *Ins = cast<Instruction>(*I); local
257 if (ExtractValueInst *EV = dyn_cast<ExtractValueInst>(Ins))
270 Ins->replaceAllUsesWith(New);
271 Ins->eraseFromParent();
/freebsd-11-stable/contrib/llvm-project/llvm/lib/Target/XCore/
H A DXCoreISelLowering.h149 const SmallVectorImpl<ISD::InputArg> &Ins,
157 const SmallVectorImpl<ISD::InputArg> &Ins,
212 const SmallVectorImpl<ISD::InputArg> &Ins,
/freebsd-11-stable/contrib/llvm-project/llvm/lib/Target/Sparc/
H A DSparcISelLowering.h128 const SmallVectorImpl<ISD::InputArg> &Ins,
133 const SmallVectorImpl<ISD::InputArg> &Ins,
138 const SmallVectorImpl<ISD::InputArg> &Ins,
/freebsd-11-stable/contrib/llvm-project/llvm/include/llvm/CodeGen/
H A DCallingConvLower.h291 void AnalyzeFormalArguments(const SmallVectorImpl<ISD::InputArg> &Ins,
295 void AnalyzeArguments(const SmallVectorImpl<ISD::InputArg> &Ins, argument
297 AnalyzeFormalArguments(Ins, Fn);
330 void AnalyzeCallResult(const SmallVectorImpl<ISD::InputArg> &Ins,
536 const SmallVectorImpl<ISD::InputArg> &Ins,
/freebsd-11-stable/contrib/llvm-project/llvm/lib/TableGen/
H A DTGParser.h115 bool Ins = vars.insert(std::make_pair(Name, I)).second; local
116 (void)Ins;
117 assert(Ins && "Local variable already exists");
/freebsd-11-stable/contrib/llvm-project/llvm/lib/Target/AVR/
H A DAVRISelLowering.h162 const SmallVectorImpl<ISD::InputArg> &Ins,
169 const SmallVectorImpl<ISD::InputArg> &Ins,

Completed in 229 milliseconds

1234