/linux-master/drivers/gpu/drm/amd/display/dc/dml/dcn20/ |
H A D | dcn20_fpu.c | 39 dc->ctx->logger 990 void dcn20_populate_dml_writeback_from_context(struct dc *dc, argument 998 for (i = 0, pipe_cnt = 0; i < dc->res_pool->pipe_count; i++) { 1046 static bool is_dtbclk_required(struct dc *dc, struct dc_state *context) argument 1049 for (i = 0; i < dc->res_pool->pipe_count; i++) { 1052 if (dc->link_srv->dp_is_128b_132b_signal(&context->res_ctx.pipe_ctx[i])) 1058 static enum dcn_zstate_support_state decide_zstate_support(struct dc *dc, struc argument 1137 dcn20_calculate_dlg_params(struct dc *dc, struct dc_state *context, display_e2e_pipe_params_st *pipes, int pipe_cnt, int vlevel) argument 1311 dcn20_populate_dml_pipes_from_context(struct dc *dc, struct dc_state *context, display_e2e_pipe_params_st *pipes, bool fast_validate) argument 1725 dcn20_calculate_wm(struct dc *dc, struct dc_state *context, display_e2e_pipe_params_st *pipes, int *out_pipe_cnt, int *pipe_split_from, int vlevel, bool fast_validate) argument 1842 dcn20_update_bounding_box(struct dc *dc, struct _vcs_dpi_soc_bounding_box_st *bb, struct pp_smu_nv_clock_table *max_clocks, unsigned int *uclk_states, unsigned int num_states) argument 1976 dcn20_patch_bounding_box(struct dc *dc, struct _vcs_dpi_soc_bounding_box_st *bb) argument 2023 dcn20_validate_bandwidth_internal(struct dc *dc, struct dc_state *context, bool fast_validate, display_e2e_pipe_params_st *pipes) argument 2073 dcn20_validate_bandwidth_fp(struct dc *dc, struct dc_state *context, bool fast_validate, display_e2e_pipe_params_st *pipes) argument 2150 dcn21_populate_dml_pipes_from_context(struct dc *dc, struct dc_state *context, display_e2e_pipe_params_st *pipes, bool fast_validate) argument 2171 patch_bounding_box(struct dc *dc, struct _vcs_dpi_soc_bounding_box_st *bb) argument 2231 dcn21_calculate_wm(struct dc *dc, struct dc_state *context, display_e2e_pipe_params_st *pipes, int *out_pipe_cnt, int *pipe_split_from, int vlevel_req, bool fast_validate) argument 2315 dcn21_validate_bandwidth_fp(struct dc *dc, struct dc_state *context, bool fast_validate, display_e2e_pipe_params_st *pipes) argument 2397 dcn21_update_bw_bounding_box(struct dc *dc, struct clk_bw_params *bw_params) argument 2470 dcn201_populate_dml_writeback_from_context_fpu(struct dc *dc, struct resource_context *res_ctx, display_e2e_pipe_params_st *pipes) argument [all...] |
/linux-master/drivers/gpu/drm/amd/display/dc/resource/dce100/ |
H A D | dce100_resource.c | 688 ctx->dc->caps.extended_aux_timeout_support); 823 const struct dc *dc, 840 struct dc *dc, 847 for (i = 0; i < dc->res_pool->pipe_count; i++) { 885 struct dc *dc, 895 struct dc *dc, 822 build_mapped_resource( const struct dc *dc, struct dc_state *context, struct dc_stream_state *stream) argument 839 dce100_validate_bandwidth( struct dc *dc, struct dc_state *context, bool fast_validate) argument 884 dce100_validate_global( struct dc *dc, struct dc_state *context) argument 894 dce100_add_stream_to_ctx( struct dc *dc, struct dc_state *new_ctx, struct dc_stream_state *dc_stream) argument 982 dce100_resource_construct( uint8_t num_virtual_links, struct dc *dc, struct dce110_resource_pool *pool) argument 1162 dce100_create_resource_pool( uint8_t num_virtual_links, struct dc *dc) argument [all...] |
/linux-master/drivers/gpu/drm/amd/display/dc/inc/ |
H A D | dcn_calcs.h | 37 struct dc; 623 struct dc *dc, 628 const struct dc *dc, 632 struct dc *dc, 638 struct dc *dc, 641 struct dc *d [all...] |
/linux-master/tools/perf/scripts/python/Perf-Trace-Util/lib/Perf/Trace/ |
H A D | SchedGui.py | 86 dc = self.dc 92 dc.SetBrush(brush) 93 dc.DrawRectangle(offset_px, offset_py, width_px, RootFrame.EVENT_MARKING_WIDTH) 100 dc.SetBrush(brush) 101 dc.DrawRectangle(offset_px, offset_py, width_px, width_py) 103 def update_rectangles(self, dc, start, end): 109 dc = wx.PaintDC(self.scroll_panel) 110 self.dc = dc [all...] |
/linux-master/drivers/gpu/drm/amd/display/dc/dce/ |
H A D | dmub_psr.c | 27 #include "dc.h" 141 struct dc_context *dc = dmub->ctx; local 169 dc_wake_and_execute_dmub_cmd(dc, &cmd, DM_DMUB_WAIT_TYPE_WAIT); 180 struct dc_context *dc = dmub->ctx; local 197 dc_wake_and_execute_dmub_cmd(dc->dmub_srv->ctx, &cmd, DM_DMUB_WAIT_TYPE_WAIT); 232 struct dc_context *dc = dmub->ctx; local 246 dc_wake_and_execute_dmub_cmd(dc, &cmd, DM_DMUB_WAIT_TYPE_WAIT); 256 struct dc_context *dc = dmub->ctx; local 265 dc_wake_and_execute_dmub_cmd(dc, &cmd, DM_DMUB_WAIT_TYPE_WAIT); 274 struct dc_context *dc local 296 struct dc_context *dc = dmub->ctx; local 432 struct dc_context *dc = dmub->ctx; local [all...] |
H A D | dce_clk_mgr.c | 254 struct dmcu *dmcu = clk_mgr_dce->base.ctx->dc->res_pool->dmcu; 293 struct dc *core_dc = clk_mgr->ctx->dc; 345 struct dc_debug_options *debug = &clk_mgr_dce->base.ctx->dc->debug; 453 if (clk_mgr_dce->base.ctx->dc->debug.ignore_dpref_ss) 573 const struct dc *dc, 582 if (dc->sclk_lvls.num_levels == 0) 585 for (i = 0; i < dc->sclk_lvls.num_levels; i++) { 586 if (dc 572 determine_sclk_from_bounding_box( const struct dc *dc, int required_sclk) argument 598 dce_pplib_apply_display_requirements( struct dc *dc, struct dc_state *context) argument 612 dce11_pplib_apply_display_requirements( struct dc *dc, struct dc_state *context) argument [all...] |
/linux-master/drivers/gpu/drm/amd/display/amdgpu_dm/ |
H A D | amdgpu_dm_irq.c | 27 #include "dc.h" 497 dc_interrupt_set(adev->dm.dc, src, false); 532 dc_interrupt_set(adev->dm.dc, src, true); 558 dc_interrupt_set(adev->dm.dc, src, true); 659 adev->dm.dc, 663 dc_interrupt_ack(adev->dm.dc, src); 701 dc_interrupt_set(adev->dm.dc, src, st); 714 struct dc *dc = adev->dm.dc; local [all...] |
/linux-master/drivers/gpu/drm/amd/display/dc/dcn31/ |
H A D | dcn31_vpg.c | 30 #include "dc/dc.h" 56 if (vpg->ctx->dc->debug.enable_mem_low_power.bits.vpg == false) 66 if (vpg->ctx->dc->debug.enable_mem_low_power.bits.vpg == false)
|
H A D | dcn31_afmt.c | 31 #include "dc/dc.h" 61 if (afmt->ctx->dc->debug.enable_mem_low_power.bits.afmt == false) 71 if (afmt->ctx->dc->debug.enable_mem_low_power.bits.afmt == false)
|
/linux-master/drivers/gpu/drm/tegra/ |
H A D | hub.h | 64 struct tegra_dc *dc; member in struct:tegra_display_hub_state 81 struct tegra_dc *dc,
|
/linux-master/drivers/gpu/drm/amd/display/dc/link/hwss/ |
H A D | link_hwss_dio.c | 47 pipe_ctx->stream->ctx->dc->link_srv->dp_trace_source_sequence(pipe_ctx->stream->link, 69 pipe_ctx->stream->ctx->dc->link_srv->dp_trace_source_sequence( 112 link->dc->link_srv->dp_trace_source_sequence(link, 134 link->dc->link_srv->dp_trace_source_sequence(link, 145 link->dc->link_srv->dp_trace_source_sequence(link, 156 link->dc->link_srv->dp_trace_source_sequence(link, DPCD_SOURCE_SEQ_AFTER_SET_SOURCE_PATTERN); 205 pipe_ctx->stream->ctx->dc->link_srv->dp_trace_source_sequence( 225 pipe_ctx->stream->ctx->dc->link_srv->dp_trace_source_sequence(
|
H A D | link_hwss_dpia.c | 47 status = dc_process_dmub_set_mst_slots(link->dc, link->link_index, 78 link->dc->res_pool->funcs->link_encs_assign;
|
/linux-master/drivers/gpu/drm/amd/display/dc/hwss/dce/ |
H A D | dce_hwseq.c | 47 void dce_pipe_control_lock(struct dc *dc, argument 53 struct dce_hwseq *hws = dc->hwseq; 89 void dce60_pipe_control_lock(struct dc *dc, argument
|
/linux-master/drivers/gpu/drm/amd/display/dc/dcn32/ |
H A D | dcn32_dio_stream_encoder.c | 70 if (!enc->ctx->dc->debug.avoid_vbios_exec_table) { 111 if (!enc->ctx->dc->debug.avoid_vbios_exec_table) { 270 static bool is_dp_dig_pixel_rate_div_policy(struct dc *dc, const struct dc_crtc_timing *timing) argument 274 dc->debug.enable_dp_dig_pixel_rate_div_policy; 283 struct dc *dc = enc->ctx->dc; local 294 || is_dp_dig_pixel_rate_div_policy(dc, ¶m->timing)) { 380 link->dc [all...] |
/linux-master/drivers/gpu/drm/amd/display/dc/dcn35/ |
H A D | dcn35_dio_stream_encoder.c | 59 if (!enc->ctx->dc->debug.avoid_vbios_exec_table) { 99 if (!enc->ctx->dc->debug.avoid_vbios_exec_table) { 302 static bool is_dp_dig_pixel_rate_div_policy(struct dc *dc, const struct dc_crtc_timing *timing) argument 306 dc->debug.enable_dp_dig_pixel_rate_div_policy; 315 struct dc *dc = enc->ctx->dc; local 326 || is_dp_dig_pixel_rate_div_policy(dc, ¶m->timing)) { 398 link->dc [all...] |
/linux-master/fs/reiserfs/ |
H A D | ibalance.c | 136 struct disk_child *dc; local 151 dc = B_N_CHILD(cur, to + 1); 153 memmove(dc + count, dc, (nr + 1 - (to + 1)) * DC_SIZE); 161 memcpy(dc, new_dc, DC_SIZE * count); 213 struct disk_child *dc; local 243 dc = B_N_CHILD(cur, first_p); 245 memmove(dc, dc + del_num, (nr + 1 - first_p - del_num) * DC_SIZE); 312 struct disk_child *dc; local 883 struct disk_child *dc; local 952 struct disk_child *dc; local 1003 struct disk_child *dc; local 1098 struct disk_child *dc; local [all...] |
/linux-master/drivers/gpu/drm/amd/display/dc/clk_mgr/dcn30/ |
H A D | dcn30_clk_mgr.c | 198 struct dc *dc = clk_mgr_base->ctx->dc; local 205 struct dmcu *dmcu = clk_mgr_base->ctx->dc->res_pool->dmcu; 210 if (dc->work_arounds.skip_clock_update || !clk_mgr->smu_present) 214 (dc->debug.force_clock_mode & 0x1)) { 222 display_count = clk_mgr_helper_get_active_display_cnt(dc, context); 230 if (dc->debug.force_min_dcfclk_mhz > 0) 231 new_clocks->dcfclk_khz = (new_clocks->dcfclk_khz > (dc->debug.force_min_dcfclk_mhz * 1000)) ? 232 new_clocks->dcfclk_khz : (dc [all...] |
/linux-master/drivers/gpu/drm/amd/display/dc/clk_mgr/dcn20/ |
H A D | dcn20_clk_mgr.c | 110 for (i = 0; i < clk_mgr->base.ctx->dc->res_pool->pipe_count; i++) { 152 for (i = 0; i < clk_mgr->base.ctx->dc->res_pool->pipe_count; i++) { 155 struct dccg *dccg = clk_mgr->base.ctx->dc->res_pool->dccg; 183 for (i = 0; i < clk_mgr->base.ctx->dc->res_pool->pipe_count; i++) { 185 struct dccg *dccg = clk_mgr->base.ctx->dc->res_pool->dccg; 222 struct dc *dc = clk_mgr_base->ctx->dc; local 229 struct dmcu *dmcu = clk_mgr_base->ctx->dc->res_pool->dmcu; 234 if (dc [all...] |
/linux-master/drivers/gpu/drm/amd/display/dc/clk_mgr/dcn316/ |
H A D | dcn316_clk_mgr.c | 70 struct dc *dc, 86 for (i = 0; i < dc->link_count; i++) { 87 const struct dc_link *link = dc->links[i]; 105 struct dc *dc = clk_mgr_base->ctx->dc; local 108 for (i = 0; i < dc->res_pool->pipe_count; ++i) { 111 : &dc->current_state->res_ctx.pipe_ctx[i]; 121 reset_sync_context_for_pipe(dc, contex 69 dcn316_get_active_display_cnt_wa( struct dc *dc, struct dc_state *context) argument 142 struct dc *dc = clk_mgr_base->ctx->dc; local [all...] |
/linux-master/drivers/gpu/drm/tiny/ |
H A D | ili9486.c | 63 gpiod_set_value_cansleep(mipi->dc, 0); 85 gpiod_set_value_cansleep(mipi->dc, 1); 204 struct gpio_desc *dc; local 220 dc = devm_gpiod_get(dev, "dc", GPIOD_OUT_LOW); 221 if (IS_ERR(dc)) 222 return dev_err_probe(dev, PTR_ERR(dc), "Failed to get GPIO 'dc'\n"); 230 ret = mipi_dbi_spi_init(spi, dbi, dc);
|
/linux-master/arch/arm64/mm/ |
H A D | cache.S | 151 dc civac, x1 // clean & invalidate D / U line 155 dc civac, x0 // clean & invalidate D / U line 157 2: dc ivac, x0 // invalidate D / U line
|
/linux-master/drivers/gpu/drm/loongson/ |
H A D | lsdc_debugfs.c | 73 pci_read_config_word(ldev->dc, PCI_COMMAND, &cmd); 79 pci_write_config_word(ldev->dc, PCI_COMMAND, cmd); 81 pci_read_config_word(ldev->dc, PCI_COMMAND, &cmd);
|
/linux-master/drivers/gpu/drm/amd/display/dc/hwss/dcn302/ |
H A D | dcn302_hwseq.c | 31 #include "dc.h" 50 if (hws->ctx->dc->debug.disable_dpp_power_gate) 107 if (hws->ctx->dc->debug.disable_hubp_power_gate) 165 if (hws->ctx->dc->debug.disable_dsc_power_gate)
|
/linux-master/drivers/gpu/drm/amd/display/dc/link/ |
H A D | link_dpms.c | 70 #include "dc/dcn30/dcn30_vpg.h" 76 void link_blank_all_dp_displays(struct dc *dc) argument 82 for (i = 0; i < dc->link_count; i++) { 83 if ((dc->links[i]->connector_signal != SIGNAL_TYPE_DISPLAY_PORT) || 84 (dc->links[i]->priv == NULL) || (dc->links[i]->local_sink == NULL)) 88 dp_retrieve_lttpr_cap(dc->links[i]); 90 status = core_link_read_dpcd(dc->links[i], DP_SET_POWER, 94 link_blank_dp_stream(dc 99 link_blank_all_edp_displays(struct dc *dc) argument 122 struct dc *dc = link->ctx->dc; local 718 struct dc *dc = pipe_ctx->stream->ctx->dc; local 763 struct dc *dc = pipe_ctx->stream->ctx->dc; local 783 struct dc *dc = pipe_ctx->stream->ctx->dc; local 1922 struct dc *dc = pipe_ctx->stream->ctx->dc; local 2102 struct dc *dc = stream->ctx->dc; local 2284 struct dc *dc = pipe_ctx->stream->ctx->dc; local 2393 struct dc *dc = pipe_ctx->stream->ctx->dc; local [all...] |
/linux-master/drivers/usb/musb/ |
H A D | musb_cppi41.c | 148 struct dma_chan *dc = cppi41_channel->dc; local 162 dma_desc = dmaengine_prep_slave_single(dc, 174 dma_async_issue_pending(dc); 243 dmaengine_tx_status(cppi41_channel->dc, cppi41_channel->cookie, 417 struct dma_chan *dc = cppi41_channel->dc; local 465 dma_desc = dmaengine_prep_slave_single(dc, dma_addr, len, direction, 478 dma_async_issue_pending(dc); 498 if (!cppi41_channel->dc) 647 struct dma_chan *dc; local 680 struct dma_chan *dc; local [all...] |