/linux-master/drivers/scsi/ |
H A D | myrs.h | 889 void __iomem *mmio_base; member in struct:myrs_hba
|
H A D | myrb.h | 740 void __iomem *mmio_base; member in struct:myrb_hba
|
H A D | megaraid.h | 792 void __iomem *mmio_base; member in struct:__anon2985
|
H A D | myrs.c | 2269 if (cs->mmio_base) { 2272 iounmap(cs->mmio_base); 2273 cs->mmio_base = NULL; 2310 cs->mmio_base = ioremap(cs->pci_addr & PAGE_MASK, mmio_size); 2311 if (cs->mmio_base == NULL) { 2317 cs->io_base = cs->mmio_base + (cs->pci_addr & ~PAGE_MASK);
|
H A D | megaraid.c | 79 #define RDINDOOR(adapter) readl((adapter)->mmio_base + 0x20) 80 #define RDOUTDOOR(adapter) readl((adapter)->mmio_base + 0x2C) 81 #define WRINDOOR(adapter,value) writel(value, (adapter)->mmio_base + 0x20) 82 #define WROUTDOOR(adapter,value) writel(value, (adapter)->mmio_base + 0x2C) 4218 adapter->mmio_base = (void __iomem *) mega_baseport;
|
H A D | myrb.c | 1241 if (cb->mmio_base) { 1244 iounmap(cb->mmio_base); 3436 cb->mmio_base = ioremap(cb->pci_addr & PAGE_MASK, mmio_size); 3437 if (cb->mmio_base == NULL) { 3443 cb->io_base = cb->mmio_base + (cb->pci_addr & ~PAGE_MASK);
|
/linux-master/drivers/video/fbdev/sis/ |
H A D | sis.h | 515 unsigned long mmio_base; member in struct:sis_video_info
|
/linux-master/drivers/gpu/drm/i915/gvt/ |
H A D | execlist.c | 42 #define execlist_ring_mmio(e, offset) ((e)->mmio_base + (offset))
|
H A D | handlers.c | 160 if (engine->mmio_base == offset) 784 reg_nonpriv != i915_mmio_reg_offset(RING_NOPID(engine->mmio_base))) { 1959 offset == i915_mmio_reg_offset(RING_TIMESTAMP(engine->mmio_base)) || 1960 offset == i915_mmio_reg_offset(RING_TIMESTAMP_UDW(engine->mmio_base))) {
|
/linux-master/drivers/gpu/drm/i915/display/ |
H A D | vlv_dsi_regs.h | 14 #define _MIPI_MMIO_BASE(__i915) ((__i915)->display.dsi.mmio_base)
|
H A D | vlv_dsi.c | 1898 dev_priv->display.dsi.mmio_base = BXT_MIPI_BASE; 1900 dev_priv->display.dsi.mmio_base = VLV_MIPI_BASE;
|
/linux-master/drivers/net/ethernet/broadcom/ |
H A D | bgmac.h | 428 u16 mmio_base; member in struct:bgmac_dma_ring
|
/linux-master/drivers/gpu/drm/i915/gem/selftests/ |
H A D | i915_gem_client_blt.c | 162 *cs++ = i915_mmio_reg_offset(BLIT_CCTL(t->ce->engine->mmio_base));
|
/linux-master/drivers/video/fbdev/aty/ |
H A D | radeon_base.c | 2312 rinfo->mmio_base = ioremap(rinfo->mmio_base_phys, RADEON_REGSIZE); 2313 if (!rinfo->mmio_base) { 2490 iounmap(rinfo->mmio_base); 2524 iounmap(rinfo->mmio_base);
|
/linux-master/drivers/gpu/drm/msm/disp/mdp5/ |
H A D | mdp5_ctl.c | 685 void __iomem *mmio_base, struct mdp5_cfg_handler *cfg_hnd) 684 mdp5_ctlm_init(struct drm_device *dev, void __iomem *mmio_base, struct mdp5_cfg_handler *cfg_hnd) argument
|
/linux-master/drivers/iommu/amd/ |
H A D | amd_iommu_types.h | 660 u8 __iomem *mmio_base; member in struct:amd_iommu
|
/linux-master/drivers/ufs/host/ |
H A D | ufs-mediatek.c | 1598 opr->base = hba->mmio_base + opr->offset; 1614 hba->mcq_base = hba->mmio_base + MCQ_QUEUE_OFFSET(hba->mcq_capabilities);
|
H A D | ufs-qcom.c | 1090 host->dev_ref_clk_ctrl_mmio = hba->mmio_base + REG_UFS_CFG1; 1603 res->base = hba->mmio_base;
|
/linux-master/drivers/gpu/drm/i915/ |
H A D | i915_gpu_error.c | 1324 mmio = RING_HWS_PGA_GEN6(engine->mmio_base); 1327 mmio = RING_HWS_PGA(engine->mmio_base); 1347 u32 base = engine->mmio_base;
|
H A D | i915_perf.c | 1380 err = __read_reg(ce, RING_EXECLIST_STATUS_HI(ce->engine->mmio_base), 1488 i915_reg_t reg = GEN12_OACTXCONTROL(ce->engine->mmio_base); 1941 const u32 base = stream->engine->mmio_base; 2632 RING_CONTEXT_CONTROL(ce->engine->mmio_base),
|
/linux-master/sound/soc/sof/intel/ |
H A D | hda.c | 245 res.mmio_base = sdev->bar[HDA_DSP_BAR]; 261 res.mmio_base = sdev->bar[HDA_DSP_HDA_BAR];
|
/linux-master/drivers/gpu/drm/i915/gt/uc/ |
H A D | intel_guc_ads.c | 360 const u32 base = engine->mmio_base;
|
/linux-master/sound/soc/amd/ps/ |
H A D | pci-ps.c | 269 sdw_res.mmio_base = acp_data->acp63_base;
|
/linux-master/drivers/gpu/drm/i915/gt/ |
H A D | intel_execlists_submission.c | 1778 _MMIO(engine->mmio_base + status)); 2756 u32 base = engine->mmio_base; 3545 u32 base = engine->mmio_base; 3568 RING_EXECLIST_CONTROL(engine->mmio_base),
|
/linux-master/sound/soc/sof/amd/ |
H A D | acp.c | 624 sdw_res.mmio_base = sdev->bar[ACP_DSP_BAR];
|