/linux-master/drivers/gpu/drm/i915/display/ |
H A D | intel_vdsc.c | 423 intel_de_write(i915, dsc_reg[i], pps_val); 558 intel_de_write(dev_priv, DSCA_RC_BUF_THRESH_0, 560 intel_de_write(dev_priv, DSCA_RC_BUF_THRESH_0_UDW, 562 intel_de_write(dev_priv, DSCA_RC_BUF_THRESH_1, 564 intel_de_write(dev_priv, DSCA_RC_BUF_THRESH_1_UDW, 567 intel_de_write(dev_priv, DSCC_RC_BUF_THRESH_0, 569 intel_de_write(dev_priv, DSCC_RC_BUF_THRESH_0_UDW, 571 intel_de_write(dev_priv, DSCC_RC_BUF_THRESH_1, 573 intel_de_write(dev_priv, DSCC_RC_BUF_THRESH_1_UDW, 577 intel_de_write(dev_pri [all...] |
H A D | intel_fdi.c | 434 intel_de_write(dev_priv, SOUTH_CHICKEN1, temp); 480 intel_de_write(dev_priv, reg, temp); 491 intel_de_write(dev_priv, reg, temp | FDI_RX_ENHANCE_FRAME_ENABLE); 516 intel_de_write(dev_priv, FDI_RX_TUSIZE1(pipe), 528 intel_de_write(dev_priv, reg, temp); 539 intel_de_write(dev_priv, reg, temp | FDI_TX_ENABLE); 545 intel_de_write(dev_priv, reg, temp | FDI_RX_ENABLE); 551 intel_de_write(dev_priv, FDI_RX_CHICKEN(pipe), 553 intel_de_write(dev_priv, FDI_RX_CHICKEN(pipe), 563 intel_de_write(dev_pri [all...] |
H A D | intel_vrr.c | 216 intel_de_write(dev_priv, TRANS_VRR_CTL(cpu_transcoder), 0); 220 intel_de_write(dev_priv, TRANS_VRR_VMIN(cpu_transcoder), crtc_state->vrr.vmin - 1); 221 intel_de_write(dev_priv, TRANS_VRR_VMAX(cpu_transcoder), crtc_state->vrr.vmax - 1); 222 intel_de_write(dev_priv, TRANS_VRR_CTL(cpu_transcoder), trans_vrr_ctl(crtc_state)); 223 intel_de_write(dev_priv, TRANS_VRR_FLIPLINE(cpu_transcoder), crtc_state->vrr.flipline - 1); 235 intel_de_write(dev_priv, TRANS_PUSH(cpu_transcoder), 259 intel_de_write(dev_priv, TRANS_PUSH(cpu_transcoder), TRANS_PUSH_EN); 262 intel_de_write(dev_priv, TRANS_VRR_VSYNC(cpu_transcoder), 266 intel_de_write(dev_priv, TRANS_VRR_CTL(cpu_transcoder), 279 intel_de_write(dev_pri [all...] |
H A D | vlv_dsi.c | 111 intel_de_write(display, reg, val); 172 intel_de_write(display, MIPI_INTR_STAT(display, port), 182 intel_de_write(display, ctrl_reg, 236 intel_de_write(display, MIPI_INTR_STAT(display, port), SPL_PKT_SENT_INTERRUPT); 243 intel_de_write(display, MIPI_DPI_CONTROL(display, port), cmd); 447 intel_de_write(display, MIPI_DEVICE_READY(display, port), val); 450 intel_de_write(display, MIPI_DEVICE_READY(display, port), val); 474 intel_de_write(display, MIPI_DEVICE_READY(display, port), 485 intel_de_write(display, MIPI_DEVICE_READY(display, port), 489 intel_de_write(displa [all...] |
H A D | intel_fifo_underrun.c | 106 intel_de_write(dev_priv, reg, enable_mask | PIPE_FIFO_UNDERRUN_STATUS); 125 intel_de_write(dev_priv, reg, 159 intel_de_write(dev_priv, GEN7_ERR_INT, ERR_INT_FIFO_UNDERRUN(pipe)); 172 intel_de_write(dev_priv, GEN7_ERR_INT, 212 intel_de_write(dev_priv, ICL_PIPESTATUS(pipe), 246 intel_de_write(dev_priv, SERR_INT, 262 intel_de_write(dev_priv, SERR_INT, 423 intel_de_write(dev_priv, ICL_PIPESTATUS(pipe), underruns);
|
H A D | intel_dkl_phy.c | 30 intel_de_write(i915, 73 intel_de_write(i915, DKL_REG_MMIO(reg), val);
|
H A D | intel_pch_display.c | 130 intel_de_write(dev_priv, hdmi_reg, val); 149 intel_de_write(dev_priv, dp_reg, val); 226 intel_de_write(dev_priv, PCH_TRANS_HTOTAL(pch_transcoder), 228 intel_de_write(dev_priv, PCH_TRANS_HBLANK(pch_transcoder), 230 intel_de_write(dev_priv, PCH_TRANS_HSYNC(pch_transcoder), 233 intel_de_write(dev_priv, PCH_TRANS_VTOTAL(pch_transcoder), 235 intel_de_write(dev_priv, PCH_TRANS_VBLANK(pch_transcoder), 237 intel_de_write(dev_priv, PCH_TRANS_VSYNC(pch_transcoder), 239 intel_de_write(dev_priv, PCH_TRANS_VSYNCSHIFT(pch_transcoder), 269 intel_de_write(dev_pri [all...] |
H A D | intel_tv.c | 1404 intel_de_write(dev_priv, TV_H_CTL_1, hctl1); 1405 intel_de_write(dev_priv, TV_H_CTL_2, hctl2); 1406 intel_de_write(dev_priv, TV_H_CTL_3, hctl3); 1407 intel_de_write(dev_priv, TV_V_CTL_1, vctl1); 1408 intel_de_write(dev_priv, TV_V_CTL_2, vctl2); 1409 intel_de_write(dev_priv, TV_V_CTL_3, vctl3); 1410 intel_de_write(dev_priv, TV_V_CTL_4, vctl4); 1411 intel_de_write(dev_priv, TV_V_CTL_5, vctl5); 1412 intel_de_write(dev_priv, TV_V_CTL_6, vctl6); 1413 intel_de_write(dev_pri [all...] |
H A D | g4x_hdmi.c | 61 intel_de_write(dev_priv, intel_hdmi->hdmi_reg, hdmi_val); 232 intel_de_write(dev_priv, intel_hdmi->hdmi_reg, temp); 296 intel_de_write(dev_priv, intel_hdmi->hdmi_reg, temp); 298 intel_de_write(dev_priv, intel_hdmi->hdmi_reg, temp); 310 intel_de_write(dev_priv, intel_hdmi->hdmi_reg, 318 intel_de_write(dev_priv, intel_hdmi->hdmi_reg, temp); 320 intel_de_write(dev_priv, intel_hdmi->hdmi_reg, temp); 359 intel_de_write(dev_priv, intel_hdmi->hdmi_reg, temp); 366 intel_de_write(dev_priv, intel_hdmi->hdmi_reg, temp); 397 intel_de_write(dev_pri [all...] |
H A D | icl_dsi.c | 165 intel_de_write(i915, DSI_CMD_TXPYLD(dsi_trans), tmp); 202 intel_de_write(dev_priv, DSI_CMD_TXHDR(dsi_trans), tmp); 250 intel_de_write(dev_priv, ICL_PORT_TX_DW5_GRP(phy), tmp); 260 intel_de_write(dev_priv, ICL_PORT_TX_DW2_GRP(phy), tmp); 322 intel_de_write(dev_priv, dss_ctl1_reg, dss_ctl1); 362 intel_de_write(dev_priv, ICL_DSI_ESC_CLK_DIV(port), 368 intel_de_write(dev_priv, ICL_DPHY_ESC_CLK_DIV(port), 375 intel_de_write(dev_priv, ADL_MIPIO_DW(port, 8), 444 intel_de_write(dev_priv, ICL_PORT_TX_DW2_GRP(phy), tmp); 456 intel_de_write(dev_pri [all...] |
H A D | intel_crt.c | 196 intel_de_write(dev_priv, BCLRPAT(crtc->pipe), 0); 213 intel_de_write(dev_priv, crt->adpa_reg, adpa); 494 intel_de_write(dev_priv, crt->adpa_reg, adpa); 504 intel_de_write(dev_priv, crt->adpa_reg, save_adpa); 551 intel_de_write(dev_priv, crt->adpa_reg, adpa); 557 intel_de_write(dev_priv, crt->adpa_reg, save_adpa); 617 intel_de_write(dev_priv, PORT_HOTPLUG_STAT, CRT_HOTPLUG_INT_STATUS); 721 intel_de_write(dev_priv, BCLRPAT(cpu_transcoder), 0x500050); 726 intel_de_write(dev_priv, TRANSCONF(cpu_transcoder), 737 intel_de_write(dev_pri [all...] |
H A D | intel_backlight.c | 212 intel_de_write(i915, BLC_PWM_PCH_CTL2, val | level); 222 intel_de_write(i915, BLC_PWM_CPU_CTL, tmp | level); 250 intel_de_write(i915, BLC_PWM_CTL, tmp | level); 261 intel_de_write(i915, VLV_BLC_PWM_CTL(pipe), tmp | level); 270 intel_de_write(i915, BXT_BLC_PWM_DUTY(panel->backlight.controller), level); 353 intel_de_write(i915, BLC_PWM_CPU_CTL2, tmp & ~BLM_PWM_ENABLE); 478 intel_de_write(i915, BLC_PWM_PCH_CTL1, pch_ctl1); 491 intel_de_write(i915, BLC_PWM_PCH_CTL2, pch_ctl2); 501 intel_de_write(i915, BLC_PWM_PCH_CTL1, pch_ctl1); 503 intel_de_write(i91 [all...] |
H A D | intel_combo_phy.c | 87 intel_de_write(dev_priv, ICL_PORT_COMP_DW9(phy), procmon->dw9); 88 intel_de_write(dev_priv, ICL_PORT_COMP_DW10(phy), procmon->dw10); 344 intel_de_write(dev_priv, ICL_PHY_MISC(phy), val); 352 intel_de_write(dev_priv, ICL_PORT_TX_DW8_GRP(phy), val); 357 intel_de_write(dev_priv, ICL_PORT_PCS_DW1_GRP(phy), val);
|
H A D | intel_hdmi.c | 227 intel_de_write(dev_priv, VIDEO_DIP_CTL, val); 230 intel_de_write(dev_priv, VIDEO_DIP_DATA, *data); 235 intel_de_write(dev_priv, VIDEO_DIP_DATA, 0); 241 intel_de_write(dev_priv, VIDEO_DIP_CTL, val); 297 intel_de_write(dev_priv, reg, val); 300 intel_de_write(dev_priv, TVIDEO_DIP_DATA(crtc->pipe), 306 intel_de_write(dev_priv, TVIDEO_DIP_DATA(crtc->pipe), 0); 312 intel_de_write(dev_priv, reg, val); 375 intel_de_write(dev_priv, reg, val); 378 intel_de_write(dev_pri [all...] |
H A D | intel_vga.c | 44 intel_de_write(dev_priv, vga_reg, VGA_DISP_DISABLE);
|
H A D | intel_hdcp.c | 329 intel_de_write(i915, HDCP_KEY_CONF, HDCP_CLEAR_KEYS_TRIGGER); 330 intel_de_write(i915, HDCP_KEY_STATUS, 368 intel_de_write(i915, HDCP_KEY_CONF, HDCP_KEY_LOAD_TRIGGER); 381 intel_de_write(i915, HDCP_KEY_CONF, HDCP_AKSV_SEND_TRIGGER); 389 intel_de_write(i915, HDCP_SHA_TEXT, sha_text); 456 intel_de_write(i915, HDCP_SHA_V_PRIME(i), vprime); 473 intel_de_write(i915, HDCP_REP_CTL, rep_ctl | HDCP_SHA1_TEXT_32); 492 intel_de_write(i915, HDCP_REP_CTL, 525 intel_de_write(i915, HDCP_REP_CTL, 534 intel_de_write(i91 [all...] |
H A D | intel_lpe_audio.c | 241 intel_de_write(dev_priv, VLV_AUD_CHICKEN_BIT_REG, 352 intel_de_write(dev_priv, VLV_AUD_PORT_EN_DBG(port), 361 intel_de_write(dev_priv, VLV_AUD_PORT_EN_DBG(port),
|
H A D | intel_fbc.c | 281 intel_de_write(i915, FBC_CONTROL, fbc_ctl); 299 intel_de_write(i915, FBC_TAG(i), 0); 302 intel_de_write(i915, FBC_CONTROL2, 304 intel_de_write(i915, FBC_FENCE_OFF, 308 intel_de_write(i915, FBC_CONTROL, 345 intel_de_write(i915, FBC_CFB_BASE, 347 intel_de_write(i915, FBC_LL_BASE, 421 intel_de_write(i915, DPFC_FENCE_YOFF, 424 intel_de_write(i915, DPFC_CONTROL, 437 intel_de_write(i91 [all...] |
H A D | g4x_dp.c | 210 intel_de_write(dev_priv, DP_A, intel_dp->DP); 225 intel_de_write(dev_priv, DP_A, intel_dp->DP); 244 intel_de_write(dev_priv, DP_A, intel_dp->DP); 432 intel_de_write(dev_priv, intel_dp->output_reg, intel_dp->DP); 436 intel_de_write(dev_priv, intel_dp->output_reg, intel_dp->DP); 456 intel_de_write(dev_priv, intel_dp->output_reg, intel_dp->DP); 460 intel_de_write(dev_priv, intel_dp->output_reg, intel_dp->DP); 490 intel_de_write(i915, intel_dp->output_reg, intel_dp->DP); 509 intel_de_write(i915, intel_dp->output_reg, intel_dp->DP); 617 intel_de_write(dev_pri [all...] |
H A D | intel_pipe_crc.c | 186 intel_de_write(dev_priv, PORT_DFT2_G4X, tmp); 249 intel_de_write(dev_priv, PORT_DFT2_G4X, tmp); 611 intel_de_write(dev_priv, PIPE_CRC_CTL(pipe), val); 646 intel_de_write(dev_priv, PIPE_CRC_CTL(pipe), val); 661 intel_de_write(dev_priv, PIPE_CRC_CTL(pipe), 0);
|
H A D | vlv_dsi_pll.c | 374 intel_de_write(display, MIPI_CTRL(display, port), 418 intel_de_write(dev_priv, MIPIO_TXESC_CLK_DIV1, 420 intel_de_write(dev_priv, MIPIO_TXESC_CLK_DIV2, 475 intel_de_write(dev_priv, BXT_MIPI_CLOCK_CTL, tmp); 546 intel_de_write(dev_priv, BXT_DSI_PLL_CTL, config->dsi_pll.ctrl); 584 intel_de_write(display, BXT_MIPI_CLOCK_CTL, tmp); 590 intel_de_write(display, MIPI_EOT_DISABLE(display, port), CLOCKSTOP);
|
H A D | intel_pps.c | 146 intel_de_write(dev_priv, intel_dp->output_reg, DP); 149 intel_de_write(dev_priv, intel_dp->output_reg, DP | DP_PORT_EN); 152 intel_de_write(dev_priv, intel_dp->output_reg, DP & ~DP_PORT_EN); 750 intel_de_write(dev_priv, pp_ctrl_reg, pp); 820 intel_de_write(dev_priv, pp_ctrl_reg, pp); 947 intel_de_write(dev_priv, pp_ctrl_reg, pp); 955 intel_de_write(dev_priv, pp_ctrl_reg, pp); 963 intel_de_write(dev_priv, pp_ctrl_reg, pp); 1010 intel_de_write(dev_priv, pp_ctrl_reg, pp); 1054 intel_de_write(dev_pri [all...] |
H A D | intel_pch_refclk.c | 109 intel_de_write(dev_priv, PIXCLK_GATE, PIXCLK_GATE_GATE); 226 intel_de_write(dev_priv, PIXCLK_GATE, PIXCLK_GATE_UNGATE); 615 intel_de_write(dev_priv, PCH_DREF_CONTROL, val); 634 intel_de_write(dev_priv, PCH_DREF_CONTROL, val); 645 intel_de_write(dev_priv, PCH_DREF_CONTROL, val); 659 intel_de_write(dev_priv, PCH_DREF_CONTROL, val);
|
H A D | intel_display_power_well.c | 654 intel_de_write(dev_priv, DC_STATE_EN, state); 665 intel_de_write(dev_priv, DC_STATE_EN, state); 901 intel_de_write(dev_priv, regs->driver, drv_req | mask); 902 intel_de_write(dev_priv, regs->bios, bios_req & ~mask); 1175 intel_de_write(dev_priv, MI_ARB_VLV, 1177 intel_de_write(dev_priv, CBR1_VLV, 0); 1180 intel_de_write(dev_priv, RAWCLK_FREQ_VLV, 1205 intel_de_write(dev_priv, DPLL(pipe), val); 1463 intel_de_write(dev_priv, DISPLAY_PHY_CONTROL, 1493 intel_de_write(dev_pri [all...] |
/linux-master/drivers/gpu/drm/i915/ |
H A D | i915_suspend.c | 68 intel_de_write(dev_priv, SWF0(i), dev_priv->regfile.saveSWF0[i]); 69 intel_de_write(dev_priv, SWF1(i), dev_priv->regfile.saveSWF1[i]); 72 intel_de_write(dev_priv, SWF3(i), dev_priv->regfile.saveSWF3[i]); 75 intel_de_write(dev_priv, SWF1(i), dev_priv->regfile.saveSWF1[i]); 78 intel_de_write(dev_priv, SWF0(i), dev_priv->regfile.saveSWF0[i]); 79 intel_de_write(dev_priv, SWF1(i), dev_priv->regfile.saveSWF1[i]); 82 intel_de_write(dev_priv, SWF3(i), dev_priv->regfile.saveSWF3[i]); 119 intel_de_write(dev_priv, DSPARB, dev_priv->regfile.saveDSPARB);
|