Searched refs:src_width (Results 1 - 25 of 52) sorted by path

123

/linux-master/drivers/clk/qcom/
H A Dclk-regmap-mux-div.c31 ((BIT(md->src_width) - 1) << md->src_shift);
74 s &= BIT(md->src_width) - 1;
H A Dclk-regmap-mux-div.h18 * @src_width: number of bits in source select
31 u32 src_width; member in struct:clk_regmap_mux_div
H A Dapcs-msm8916.c81 a53cc->src_width = 3;
H A Dapcs-sdx55.c78 a7cc->src_width = 3;
/linux-master/drivers/gpu/drm/amd/display/dc/inc/
H A Ddce_calcs.h391 struct bw_fixed src_width[maximum_number_of_surfaces]; member in struct:bw_calcs_data
/linux-master/include/linux/
H A Dsh_clk.h44 unsigned char src_width; /* configuration register */ member in struct:clk
185 .src_width = _src_width, \
/linux-master/include/uapi/linux/
H A Divtv.h58 __u32 src_width; member in struct:ivtv_dma_frame
/linux-master/drivers/dma/
H A Dat_hdmac.c624 u32 src_width = FIELD_GET(ATC_SRC_WIDTH, ctrla); local
632 return current_len - (btsize << src_width);
980 unsigned int src_width; local
1009 src_width = dst_width = atc_get_xfer_width(src, dest, len);
1011 ctrla = FIELD_PREP(ATC_SRC_WIDTH, src_width) |
1015 offset += xfer_count << src_width, i++) {
1025 xfer_count = min_t(size_t, (len - offset) >> src_width,
1033 desc->sg[i].len = xfer_count << src_width;
H A Ddma-axi-dmac.c149 unsigned int src_width; member in struct:axi_dmac_chan
827 chan->address_align_mask = max(chan->dest_width, chan->src_width) - 1;
875 chan->src_width = val / 8;
940 chan->src_width = 1 << val;
1063 dma_dev->src_addr_widths = BIT(dmac->chan.src_width);
H A Didma64.c245 u32 src_width, dst_width; local
252 src_width = __ffs(sar | hw->len | 4);
259 src_width = __ffs(config->src_addr_width);
271 IDMA64C_CTLL_SRC_WIDTH(src_width);
H A Dsun6i-dma.c592 s8 src_width, dst_width, src_burst, dst_burst; local
623 src_width = convert_buswidth(src_addr_width);
628 *p_cfg = DMA_CHAN_CFG_SRC_WIDTH(src_width) |
H A Duniphier-xdmac.c134 u32 src_mode, src_width; local
156 src_width = FIELD_PREP(XDMAC_SADM_STW_MASK, __ffs(buswidth));
179 src_mode |= src_width;
/linux-master/drivers/dma/dw/
H A Dcore.c548 unsigned int src_width; local
565 src_width = dst_width = __ffs(data_width | src | dest | len);
569 | DWC_CTLL_SRC_WIDTH(src_width)
580 ctlhi = dw->bytes2block(dwc, len - offset, src_width, &xfer_count);
/linux-master/drivers/gpu/drm/amd/amdgpu/
H A Ddce_v10_0.c700 u32 src_width; /* viewport width */ member in struct:dce10_wm_params
865 fixed20_12 src_width; local
873 src_width.full = dfixed_const(wm->src_width);
874 bandwidth.full = dfixed_mul(src_width, bpp);
926 a.full = dfixed_const(max_src_lines_per_dst_line * wm->src_width * wm->bytes_per_pixel);
991 u32 lb_partitions = wm->lb_size / wm->src_width;
1056 wm_high.src_width = mode->crtc_hdisplay;
1095 wm_low.src_width = mode->crtc_hdisplay;
H A Ddce_v11_0.c732 u32 src_width; /* viewport width */ member in struct:dce10_wm_params
897 fixed20_12 src_width; local
905 src_width.full = dfixed_const(wm->src_width);
906 bandwidth.full = dfixed_mul(src_width, bpp);
958 a.full = dfixed_const(max_src_lines_per_dst_line * wm->src_width * wm->bytes_per_pixel);
1023 u32 lb_partitions = wm->lb_size / wm->src_width;
1088 wm_high.src_width = mode->crtc_hdisplay;
1127 wm_low.src_width = mode->crtc_hdisplay;
H A Ddce_v6_0.c518 u32 src_width; /* viewport width */ member in struct:dce6_wm_params
683 fixed20_12 src_width; local
691 src_width.full = dfixed_const(wm->src_width);
692 bandwidth.full = dfixed_mul(src_width, bpp);
744 a.full = dfixed_const(max_src_lines_per_dst_line * wm->src_width * wm->bytes_per_pixel);
809 u32 lb_partitions = wm->lb_size / wm->src_width;
883 wm_high.src_width = mode->crtc_hdisplay;
910 wm_low.src_width = mode->crtc_hdisplay;
H A Ddce_v8_0.c653 u32 src_width; /* viewport width */ member in struct:dce8_wm_params
818 fixed20_12 src_width; local
826 src_width.full = dfixed_const(wm->src_width);
827 bandwidth.full = dfixed_mul(src_width, bpp);
879 a.full = dfixed_const(max_src_lines_per_dst_line * wm->src_width * wm->bytes_per_pixel);
944 u32 lb_partitions = wm->lb_size / wm->src_width;
1009 wm_high.src_width = mode->crtc_hdisplay;
1048 wm_low.src_width = mode->crtc_hdisplay;
/linux-master/drivers/gpu/drm/amd/display/amdgpu_dm/
H A Damdgpu_dm.c9078 wb_info->dwb_params.cnv_params.src_width = acrtc->base.mode.crtc_hdisplay;
/linux-master/drivers/gpu/drm/amd/display/dc/basics/
H A Dcalcs_logger.h423 DC_LOG_BANDWIDTH_CALCS(" [bw_fixed] src_width[%d]:%d", i, bw_fixed_to_int(data->src_width[i]));
H A Ddce_calcs.c401 data->src_width[maximum_number_of_surfaces - 2] = data->src_width[5];
402 data->src_width[maximum_number_of_surfaces - 1] = data->src_width[5];
405 data->pitch_in_pixels[maximum_number_of_surfaces - 2] = data->src_width[5];
406 data->pitch_in_pixels[maximum_number_of_surfaces - 1] = data->src_width[5];
439 data->src_width_after_surface_type = bw_div(data->src_width[i], bw_int_to_fixed(2));
446 data->src_width_after_surface_type = data->src_width[i];
2825 data->src_width[num_displays + 4] = bw_int_to_fixed(pipe[i].plane_res.scl_data.viewport.width);
2826 data->pitch_in_pixels[num_displays + 4] = data->src_width[num_display
[all...]
/linux-master/drivers/gpu/drm/amd/display/dc/clk_mgr/dce110/
H A Ddce110_clk_mgr.c150 cfg->src_width = stream->src.width;
/linux-master/drivers/gpu/drm/amd/display/dc/
H A Ddc_types.h398 unsigned int src_width; /* input active width */ member in struct:dc_dwb_cnv_params
/linux-master/drivers/gpu/drm/amd/display/dc/dce/
H A Ddce_clk_mgr.c526 cfg->src_width = stream->src.width;
/linux-master/drivers/gpu/drm/amd/display/dc/dcn20/
H A Ddcn20_dwb.c78 REG_UPDATE_2(CNV_SOURCE_SIZE, CNV_SOURCE_WIDTH, params->cnv_params.src_width,
104 if ((params->cnv_params.src_width != params->dest_width) ||
164 if ((params->cnv_params.src_width != params->dest_width) ||
290 dwb_program_horz_scalar(dwbc20, params->cnv_params.src_width,
H A Ddcn20_dwb.h424 uint32_t src_width,

Completed in 396 milliseconds

123