Searched refs:context (Results 1 - 25 of 2081) sorted by last modified time

1234567891011>>

/linux-master/sound/soc/ti/
H A Ddavinci-mcasp.c124 struct davinci_mcasp_context context; member in struct:davinci_mcasp
1996 mcasp->context.xrsr_regs = devm_kcalloc(&pdev->dev,
1999 if (!mcasp->context.xrsr_regs)
2474 struct davinci_mcasp_context *context = &mcasp->context; local
2479 context->config_regs[i] = mcasp_get_reg(mcasp, context_regs[i]);
2483 context->afifo_regs[0] = mcasp_get_reg(mcasp, reg);
2487 context->afifo_regs[1] = mcasp_get_reg(mcasp, reg);
2491 context->xrsr_regs[i] = mcasp_get_reg(mcasp,
2500 struct davinci_mcasp_context *context local
[all...]
/linux-master/sound/soc/codecs/
H A Drt715-sdw.c148 static int rt715_sdw_read(void *context, unsigned int reg, unsigned int *val) argument
150 struct device *dev = context;
271 static int rt715_sdw_write(void *context, unsigned int reg, unsigned int val) argument
273 struct device *dev = context;
H A Dcs35l56-sdw.c41 static int cs35l56_sdw_read(void *context, const void *reg_buf, argument
45 struct sdw_slave *peripheral = context;
100 static int cs35l56_sdw_gather_write(void *context, argument
104 struct sdw_slave *peripheral = context;
140 static int cs35l56_sdw_write(void *context, const void *val_buf, size_t val_size) argument
145 return cs35l56_sdw_gather_write(context, &src_buf[0], 4, &src_buf[4], val_size - 4);
/linux-master/include/linux/
H A Dregmap.h117 * from atomic context if sleep_us or timeout_us are used.
147 * Note: In general regmap cannot be used in atomic context. If you want to use
188 * from atomic context if sleep_us or timeout_us are used.
414 int (*reg_read)(void *context, unsigned int reg, unsigned int *val);
415 int (*reg_write)(void *context, unsigned int reg, unsigned int val);
416 int (*reg_update_bits)(void *context, unsigned int reg,
419 int (*read)(void *context, const void *reg_buf, size_t reg_size,
421 int (*write)(void *context, const void *data, size_t count);
504 typedef int (*regmap_hw_write)(void *context, const void *data,
506 typedef int (*regmap_hw_gather_write)(void *context,
[all...]
/linux-master/drivers/spi/
H A Dspi.c1803 * this in the calling context, but some don't. For those cases, a
1809 * In case of a race with the context that calls
1836 * @in_kthread: true if we are in the context of the message pump thread
2187 mesg->complete(mesg->context);
2331 * context
3058 * This must be called from context that can sleep.
3270 * This must be called from context that can sleep. It returns zero on
3455 * This must be called from context that can sleep.
3900 * changes those settings, and must be called from a context that can sleep.
4379 * The completion callback is invoked in a context whic
[all...]
/linux-master/drivers/gpu/drm/xe/
H A Dxe_vm.c269 q, q->compute.context,
339 pfence = xe_preempt_fence_create(q, q->compute.context,
/linux-master/drivers/gpu/drm/amd/display/dc/resource/dcn20/
H A Ddcn20_resource.c1297 enum dc_status dcn20_build_mapped_resource(const struct dc *dc, struct dc_state *context, struct dc_stream_state *stream) argument
1300 struct pipe_ctx *pipe_ctx = resource_get_otg_master_for_stream(&context->res_ctx, stream);
1611 struct dc_state *context,
1623 if (!context->res_ctx.pipe_ctx[i].stream)
1627 if (context->res_ctx.pipe_ctx[i].stream->writeback_info[j].wb_enabled == false)
1630 //wb_arb_params = &context->res_ctx.pipe_ctx[i].stream->writeback_info[j].mcif_arb_params;
1631 wb_arb_params = &context->bw_ctx.bw.dcn.bw_writeback.mcif_wb_arb[dwb_pipe];
1633 if (context->res_ctx.pipe_ctx[i].stream->writeback_info[j].dwb_params.out_format == dwb_scaler_mode_yuv420) {
1634 if (context->res_ctx.pipe_ctx[i].stream->writeback_info[j].dwb_params.output_depth == DWB_OUTPUT_PIXEL_DEPTH_8BPC)
1642 dcn20_fpu_set_wb_arb_params(wb_arb_params, context, pipe
1609 dcn20_set_mcif_arb_params( struct dc *dc, struct dc_state *context, display_e2e_pipe_params_st *pipes, int pipe_cnt) argument
1774 dcn20_merge_pipes_for_validate( struct dc *dc, struct dc_state *context) argument
1833 dcn20_validate_apply_pipe_split_flags( struct dc *dc, struct dc_state *context, int vlevel, int *split, bool *merge) argument
2021 dcn20_fast_validate_bw( struct dc *dc, struct dc_state *context, display_e2e_pipe_params_st *pipes, int *pipe_cnt_out, int *pipe_split_from, int *vlevel_out, bool fast_validate) argument
2143 dcn20_validate_bandwidth(struct dc *dc, struct dc_state *context, bool fast_validate) argument
2225 dcn20_release_pipe(struct dc_state *context, struct pipe_ctx *pipe, const struct resource_pool *pool) argument
[all...]
/linux-master/drivers/gpu/drm/amd/display/dc/dml/dcn31/
H A Ddcn31_fpu.c454 void dcn31_update_soc_for_wm_a(struct dc *dc, struct dc_state *context) argument
459 context->bw_ctx.dml.soc.dram_clock_change_latency_us = dc->clk_mgr->bw_params->wm_table.entries[WM_A].pstate_latency_us;
460 context->bw_ctx.dml.soc.sr_enter_plus_exit_time_us = dc->clk_mgr->bw_params->wm_table.entries[WM_A].sr_enter_plus_exit_time_us;
461 context->bw_ctx.dml.soc.sr_exit_time_us = dc->clk_mgr->bw_params->wm_table.entries[WM_A].sr_exit_time_us;
465 void dcn315_update_soc_for_wm_a(struct dc *dc, struct dc_state *context) argument
471 if (context->bw_ctx.dml.vba.DRAMClockChangeSupport[context->bw_ctx.dml.vba.VoltageLevel][context->bw_ctx.dml.vba.maxMpcComb] != dm_dram_clock_change_vactive)
472 context->bw_ctx.dml.soc.dram_clock_change_latency_us = context
482 dcn31_calculate_wm_and_dlg_fp( struct dc *dc, struct dc_state *context, display_e2e_pipe_params_st *pipes, int pipe_cnt, int vlevel) argument
[all...]
/linux-master/drivers/gpu/drm/amd/display/dc/core/
H A Ddc.c390 * dc_stream_adjust_vmin_vmax - look up pipe context & update parts of DRR
395 * Looks up the pipe context of dc_stream_state and updates the
400 * Return: %true if the pipe context is found and adjusted;
401 * %false if the pipe context is not found.
439 * dc_stream_get_last_used_drr_vtotal - Looks up the pipe context of
446 * Return: %true if the pipe context is found and there is an associated
448 * %false if the pipe context is not found or there is no
1075 struct dc_state *context)
1084 struct dc_state *context,
1092 dc->hwss.interdependent_update_lock(dc, context, loc
1072 disable_all_writeback_pipes_for_stream( const struct dc *dc, struct dc_stream_state *stream, struct dc_state *context) argument
1083 apply_ctx_interdependent_lock(struct dc *dc, struct dc_state *context, struct dc_stream_state *stream, bool lock) argument
1108 dc_update_visual_confirm_color(struct dc *dc, struct dc_state *context, struct pipe_ctx *pipe_ctx) argument
1135 disable_dangling_plane(struct dc *dc, struct dc_state *context) argument
1244 disable_vbios_mode_if_required( struct dc *dc, struct dc_state *context) argument
1312 wait_for_blank_complete(struct dc *dc, struct dc_state *context) argument
1333 wait_for_odm_update_pending_complete(struct dc *dc, struct dc_state *context) argument
1353 wait_for_no_pipes_pending(struct dc *dc, struct dc_state *context) argument
1815 should_update_pipe_for_stream( struct dc_state *context, struct pipe_ctx *pipe_ctx, struct dc_stream_state *stream) argument
1823 should_update_pipe_for_plane( struct dc_state *context, struct pipe_ctx *pipe_ctx, struct dc_plane_state *plane_state) argument
1831 dc_enable_stereo( struct dc *dc, struct dc_state *context, struct dc_stream_state *streams[], uint8_t stream_count) argument
1858 dc_trigger_sync(struct dc *dc, struct dc_state *context) argument
1868 get_stream_mask(struct dc *dc, struct dc_state *context) argument
1904 dc_commit_state_no_check(struct dc *dc, struct dc_state *context) argument
2112 struct dc_state *context; local
2233 is_flip_pending_in_pipes(struct dc *dc, struct dc_state *context) argument
2276 struct dc_state *context = dc->current_state; local
2364 is_surface_in_context( const struct dc_state *context, const struct dc_plane_state *plane_state) argument
2540 const struct dc_state *context = dc->current_state; local
2887 copy_stream_update_to_stream(struct dc *dc, struct dc_state *context, struct dc_stream_state *stream, struct dc_stream_update *update) argument
3064 struct dc_state *context; local
3191 commit_planes_do_stream_update(struct dc *dc, struct dc_stream_state *stream, struct dc_stream_update *stream_update, enum surface_update_type update_type, struct dc_state *context) argument
3337 dc_dmub_update_dirty_rect(struct dc *dc, int surface_count, struct dc_stream_state *stream, struct dc_surface_update *srf_updates, struct dc_state *context) argument
3389 build_dmub_update_dirty_rect( struct dc *dc, int surface_count, struct dc_stream_state *stream, struct dc_surface_update *srf_updates, struct dc_state *context, struct dc_dmub_cmd dc_dmub_cmd[], unsigned int *dmub_cmd_count) argument
3463 build_dmub_cmd_list(struct dc *dc, struct dc_surface_update *srf_updates, int surface_count, struct dc_stream_state *stream, struct dc_state *context, struct dc_dmub_cmd dc_dmub_cmd[], unsigned int *dmub_cmd_count) argument
3476 commit_planes_for_stream_fast(struct dc *dc, struct dc_surface_update *srf_updates, int surface_count, struct dc_stream_state *stream, struct dc_stream_update *stream_update, enum surface_update_type update_type, struct dc_state *context) argument
3598 commit_planes_for_stream(struct dc *dc, struct dc_surface_update *srf_updates, int surface_count, struct dc_stream_state *stream, struct dc_stream_update *stream_update, enum surface_update_type update_type, struct dc_state *context) argument
4075 release_minimal_transition_state(struct dc *dc, struct dc_state *context, struct pipe_split_policy_backup *policy) argument
4144 commit_minimal_transition_state(struct dc *dc, struct dc_state *context, struct dc_stream_state *stream) argument
4305 update_seamless_boot_flags(struct dc *dc, struct dc_state *context, int surface_count, struct dc_stream_state *stream) argument
4376 const struct dc_state *context = dc->current_state; local
4450 struct dc_state *context; local
4567 struct dc_state *context; local
4946 struct dc_state *context = dc->current_state; local
5508 dc_get_power_profile_for_dc_state(const struct dc_state *context) argument
[all...]
/linux-master/drivers/gpu/drm/amd/display/dc/clk_mgr/dcn32/
H A Ddcn32_clk_mgr.c265 struct dc_state *context,
273 struct pipe_ctx *pipe_ctx = &context->res_ctx.pipe_ctx[i];
313 struct dc_state *context, bool safe_to_lower)
321 dppclk_khz = context->res_ctx.pipe_ctx[i].plane_res.bw.dppclk_khz;
323 if (context->res_ctx.pipe_ctx[i].plane_res.dpp)
324 dpp_inst = context->res_ctx.pipe_ctx[i].plane_res.dpp->inst;
325 else if (!context->res_ctx.pipe_ctx[i].plane_res.dpp && dppclk_khz == 0) {
330 } else if (!context->res_ctx.pipe_ctx[i].plane_res.dpp && dppclk_khz > 0) {
348 struct dc_state *context)
370 struct pipe_ctx *pipe_ctx = &context
264 dcn32_update_clocks_update_dtb_dto(struct clk_mgr_internal *clk_mgr, struct dc_state *context, int ref_dtbclk_khz) argument
312 dcn32_update_clocks_update_dpp_dto(struct clk_mgr_internal *clk_mgr, struct dc_state *context, bool safe_to_lower) argument
346 dcn32_update_clocks_update_dentist( struct clk_mgr_internal *clk_mgr, struct dc_state *context) argument
503 dcn32_auto_dpm_test_log( struct dc_clocks *new_clocks, struct clk_mgr_internal *clk_mgr, struct dc_state *context) argument
619 dcn32_update_clocks(struct clk_mgr *clk_mgr_base, struct dc_state *context, bool safe_to_lower) argument
[all...]
/linux-master/drivers/gpu/drm/amd/display/dc/clk_mgr/dcn315/
H A Ddcn315_clk_mgr.c59 struct dc_state *context)
65 for (i = 0; i < context->stream_count; i++) {
66 const struct dc_stream_state *stream = context->streams[i];
100 static void dcn315_disable_otg_wa(struct clk_mgr *clk_mgr_base, struct dc_state *context, bool disable) argument
117 reset_sync_context_for_pipe(dc, context, i);
126 struct dc_state *context,
131 struct dc_clocks *new_clocks = &context->bw_ctx.bw.dcn.clk;
154 display_count = dcn315_get_active_display_cnt_wa(dc, context);
210 dcn315_disable_otg_wa(clk_mgr_base, context, true);
215 dcn315_disable_otg_wa(clk_mgr_base, context, fals
57 dcn315_get_active_display_cnt_wa( struct dc *dc, struct dc_state *context) argument
125 dcn315_update_clocks(struct clk_mgr *clk_mgr_base, struct dc_state *context, bool safe_to_lower) argument
[all...]
/linux-master/drivers/gpu/drm/amd/display/amdgpu_dm/
H A Damdgpu_dm.c2627 struct dc_state *context = NULL; local
2635 context = dc_state_create_current_copy(dc);
2636 if (context == NULL)
2639 /* First remove from context all streams */
2640 for (i = 0; i < context->stream_count; i++) {
2641 struct dc_stream_state *stream = context->streams[i];
2648 if (!dc_state_rem_all_planes_for_stream(dc, del_streams[i], context)) {
2653 res = dc_state_remove_stream(dc, context, del_streams[i]);
2658 res = dc_commit_streams(dc, context->streams, context
5868 dm_enable_per_frame_crtc_master_sync(struct dc_state *context) argument
[all...]
/linux-master/drivers/gpu/drm/amd/amdgpu/
H A Damdgpu_amdkfd_gpuvm.c365 dma_resv_replace_fences(bo->tbo.base.resv, ef->base.context,
1117 * all the reservation info in a context structure. Optionally a sync
1121 /* DRM execution context for the reservation */
1222 * unreserve_bo_and_vms - Unreserve BO and VMs from a reservation context
1223 * @ctx: Reservation context to unreserve
2458 * Runs in MMU notifier, may be in RECLAIM_FS context. This means it
3005 * and cannot be reused. Use context and mm from the old fence.
3014 process_info->eviction_fence->base.context,
/linux-master/drivers/firewire/
H A Dohci.c99 struct context;
101 typedef int (*descriptor_callback_t)(struct context *ctx,
117 struct context { struct
165 struct context context; member in struct:iso_context
206 struct context at_request_ctx;
207 struct context at_response_ctx;
216 u64 mc_channels; /* channels in use by the multichannel IR context */
1098 struct context *ctx = (struct context *) dat
1472 handle_at_packet(struct context *context, struct descriptor *d, struct descriptor *last) argument
2825 handle_ir_packet_per_buffer(struct context *context, struct descriptor *d, struct descriptor *last) argument
2860 handle_ir_buffer_fill(struct context *context, struct descriptor *d, struct descriptor *last) argument
2911 sync_it_packet_for_cpu(struct context *context, struct descriptor *pd) argument
2948 handle_it_packet(struct context *context, struct descriptor *d, struct descriptor *last) argument
[all...]
/linux-master/drivers/base/regmap/
H A Dregmap.c49 static int _regmap_bus_reg_read(void *context, unsigned int reg,
51 static int _regmap_bus_read(void *context, unsigned int reg,
53 static int _regmap_bus_formatted_write(void *context, unsigned int reg,
55 static int _regmap_bus_reg_write(void *context, unsigned int reg,
57 static int _regmap_bus_raw_write(void *context, unsigned int reg,
1832 static int _regmap_bus_formatted_write(void *context, unsigned int reg, argument
1837 struct regmap *map = context;
1860 static int _regmap_bus_reg_write(void *context, unsigned int reg, argument
1863 struct regmap *map = context;
1878 static int _regmap_bus_raw_write(void *context, unsigne argument
1904 void *context = _regmap_map_get_context(map); local
2746 _regmap_bus_reg_read(void *context, unsigned int reg, unsigned int *val) argument
2764 _regmap_bus_read(void *context, unsigned int reg, unsigned int *val) argument
2786 void *context = _regmap_map_get_context(map); local
[all...]
/linux-master/arch/s390/mm/
H A Dgmap.c117 spin_lock(&mm->context.lock);
118 list_add_rcu(&gmap->list, &mm->context.gmap_list);
119 if (list_is_singular(&mm->context.gmap_list))
123 WRITE_ONCE(mm->context.gmap_asce, gmap_asce);
124 spin_unlock(&mm->context.lock);
267 spin_lock(&gmap->mm->context.lock);
269 if (list_empty(&gmap->mm->context.gmap_list))
271 else if (list_is_singular(&gmap->mm->context.gmap_list))
272 gmap_asce = list_first_entry(&gmap->mm->context.gmap_list,
276 WRITE_ONCE(gmap->mm->context
[all...]
/linux-master/fs/nfsd/
H A Dnfs4xdr.c2809 void *context, int len)
2823 p = xdr_encode_opaque(p, context, len);
2829 void *context, int len)
2912 void *context; member in struct:nfsd4_fattr_args
3369 args->context, args->contextlen);
3591 args.context = NULL;
3596 &args.context, &args.contextlen);
3633 if (args.context)
3634 security_release_secctx(args.context, args.contextlen);
2808 nfsd4_encode_security_label(struct xdr_stream *xdr, struct svc_rqst *rqstp, void *context, int len) argument
2828 nfsd4_encode_security_label(struct xdr_stream *xdr, struct svc_rqst *rqstp, void *context, int len) argument
/linux-master/drivers/pinctrl/intel/
H A Dpinctrl-baytrail.c1517 vg->context.pads = devm_kcalloc(vg->dev, gc->ngpio, sizeof(*vg->context.pads),
1519 if (!vg->context.pads)
1645 vg->context.pads[i].conf0 = value;
1653 vg->context.pads[i].val = value;
1678 vg->context.pads[i].conf0) {
1680 value |= vg->context.pads[i].conf0;
1692 vg->context.pads[i].val) {
1696 v |= vg->context.pads[i].val;
H A Dpinctrl-intel.h224 * struct intel_pinctrl_context - context to be saved during suspend-resume
225 * @pads: Opaque context per pad (driver dependent)
226 * @communities: Opaque context per community (driver dependent)
243 * @context: Configuration saved over system sleep
255 struct intel_pinctrl_context context; member in struct:intel_pinctrl
/linux-master/tools/testing/selftests/riscv/hwprobe/
H A Dcbo.c28 static void sigill_handler(int sig, siginfo_t *info, void *context) argument
30 unsigned long *regs = (unsigned long *)&((ucontext_t *)context)->uc_mcontext;
/linux-master/drivers/dma/xilinx/
H A Dxdma.c602 * @context: APP words of the descriptor
607 unsigned long flags, void *context)
605 xdma_prep_device_sg(struct dma_chan *chan, struct scatterlist *sgl, unsigned int sg_len, enum dma_transfer_direction dir, unsigned long flags, void *context) argument
/linux-master/drivers/dma/
H A Dtegra186-gpc-dma.c998 unsigned long flags, void *context)
996 tegra_dma_prep_slave_sg(struct dma_chan *dc, struct scatterlist *sgl, unsigned int sg_len, enum dma_transfer_direction direction, unsigned long flags, void *context) argument
H A Dpl330.c2849 unsigned long flg, void *context)
2847 pl330_prep_slave_sg(struct dma_chan *chan, struct scatterlist *sgl, unsigned int sg_len, enum dma_transfer_direction direction, unsigned long flg, void *context) argument
H A Dowl-dma.c920 unsigned long flags, void *context)
916 owl_dma_prep_slave_sg(struct dma_chan *chan, struct scatterlist *sgl, unsigned int sg_len, enum dma_transfer_direction dir, unsigned long flags, void *context) argument
H A Didma64.c77 * The iDMA is turned off in ->probe() and looses context during system
303 unsigned long flags, void *context)
300 idma64_prep_slave_sg( struct dma_chan *chan, struct scatterlist *sgl, unsigned int sg_len, enum dma_transfer_direction direction, unsigned long flags, void *context) argument

Completed in 324 milliseconds

1234567891011>>