Searched refs:clk_v (Results 1 - 13 of 13) sorted by relevance
/linux-master/drivers/gpu/drm/radeon/ |
H A D | rv740_dpm.c | 164 u32 clk_v = 4 * ss.percentage * fbdiv / (clk_s * 10000); local 171 cg_spll_spread_spectrum_2 |= CLK_V(clk_v); 252 u32 clk_s, clk_v; local 257 clk_v = 0x40000 * ss.percentage * 261 mpll_ss1 |= CLKV(clk_v);
|
H A D | rv730_dpm.c | 95 u32 clk_v = ss.percentage * fbdiv / (clk_s * 10000); local 102 cg_spll_spread_spectrum_2 |= CLK_V(clk_v); 171 u32 clk_v = ss.percentage * dividers.fb_div / (clk_s * 10000); local 178 mpll_ss |= CLK_V(clk_v);
|
H A D | r600_dpm.c | 966 ATOM_PPLIB_Clock_Voltage_Limit_Table *clk_v = local 970 if (clk_v->ucNumEntries) { 972 le16_to_cpu(clk_v->entries[0].usSclkLow) | 973 (clk_v->entries[0].ucSclkHigh << 16); 975 le16_to_cpu(clk_v->entries[0].usMclkLow) | 976 (clk_v->entries[0].ucMclkHigh << 16); 978 le16_to_cpu(clk_v->entries[0].usVddc); 980 le16_to_cpu(clk_v->entries[0].usVddci);
|
H A D | rv6xx_dpm.c | 322 u32 index, u32 clk_v) 325 CLKV(clk_v), ~CLKV_MASK); 346 u32 clk_v) 348 WREG32_P(CG_MPLL_SPREAD_SPECTRUM, CLKV(clk_v), ~CLKV_MASK); 555 u32 vco_freq, clk_v, clk_s; local 566 clk_v = rv6xx_calculate_spread_spectrum_clk_v(vco_freq, 575 rv6xx_set_engine_spread_spectrum_clk_v(rdev, level, clk_v); 658 u32 vco_freq = 0, clk_v, clk_s; local 684 clk_v = rv6xx_calculate_spread_spectrum_clk_v(vco_freq, 693 rv6xx_set_memory_spread_spectrum_clk_v(rdev, clk_v); 321 rv6xx_set_engine_spread_spectrum_clk_v(struct radeon_device *rdev, u32 index, u32 clk_v) argument 345 rv6xx_set_memory_spread_spectrum_clk_v(struct radeon_device *rdev, u32 clk_v) argument [all...] |
H A D | ni_dpm.c | 2047 u32 clk_v = 4 * ss.percentage * fbdiv / (clk_s * 10000); local 2054 cg_spll_spread_spectrum_2 |= CLK_V(clk_v); 2099 u32 clk_v; local 2119 clk_v = (sclk_params.vCG_SPLL_SPREAD_SPECTRUM_2 & CLK_V_MASK) >> CLK_V_SHIFT; 2123 clk_v >>= 6; 2134 if (clk_v & ~(SMC_NISLANDS_SPLL_DIV_TABLE_CLKV_MASK >> SMC_NISLANDS_SPLL_DIV_TABLE_CLKV_SHIFT)) 2144 tmp = ((clk_v << SMC_NISLANDS_SPLL_DIV_TABLE_CLKV_SHIFT) & SMC_NISLANDS_SPLL_DIV_TABLE_CLKV_MASK) | 2244 u32 clk_s, clk_v; local 2249 clk_v = ss.percentage * 2253 mpll_ss1 |= CLKV(clk_v); [all...] |
H A D | cypress_dpm.c | 560 u32 clk_s, clk_v; local 565 clk_v = ss.percentage * 569 mpll_ss1 |= CLKV(clk_v);
|
H A D | rv770_dpm.c | 546 u32 clk_v = ss.percentage * fbdiv / (clk_s * 10000); local 553 cg_spll_spread_spectrum_2 |= CLKV(clk_v);
|
H A D | si_dpm.c | 2788 u32 clk_s, clk_v; local 2809 clk_v = (sclk_params.vCG_SPLL_SPREAD_SPECTRUM_2 & CLK_V_MASK) >> CLK_V_SHIFT; 2813 clk_v >>= 6; 2821 if (clk_v & ~(SMC_SISLANDS_SPLL_DIV_TABLE_CLKV_MASK >> SMC_SISLANDS_SPLL_DIV_TABLE_CLKV_SHIFT)) 2831 tmp = ((clk_v << SMC_SISLANDS_SPLL_DIV_TABLE_CLKV_SHIFT) & SMC_SISLANDS_SPLL_DIV_TABLE_CLKV_MASK) | 4767 u32 clk_v = 4 * ss.percentage * fbdiv / (clk_s * 10000); local 4774 cg_spll_spread_spectrum_2 |= CLK_V(clk_v);
|
H A D | ci_dpm.c | 3150 u32 clk_v = 4 * ss.percentage * fbdiv / (clk_s * 10000); local 3157 cg_spll_spread_spectrum_2 |= CLK_V(clk_v);
|
/linux-master/drivers/gpu/drm/amd/pm/legacy-dpm/ |
H A D | legacy_dpm.c | 306 ATOM_PPLIB_Clock_Voltage_Limit_Table *clk_v = local 310 if (clk_v->ucNumEntries) { 312 le16_to_cpu(clk_v->entries[0].usSclkLow) | 313 (clk_v->entries[0].ucSclkHigh << 16); 315 le16_to_cpu(clk_v->entries[0].usMclkLow) | 316 (clk_v->entries[0].ucMclkHigh << 16); 318 le16_to_cpu(clk_v->entries[0].usVddc); 320 le16_to_cpu(clk_v->entries[0].usVddci);
|
H A D | si_dpm.c | 2948 u32 clk_s, clk_v; local 2968 clk_v = (sclk_params.vCG_SPLL_SPREAD_SPECTRUM_2 & CLK_V_MASK) >> CLK_V_SHIFT; 2972 clk_v >>= 6; 2980 if (clk_v & ~(SMC_SISLANDS_SPLL_DIV_TABLE_CLKV_MASK >> SMC_SISLANDS_SPLL_DIV_TABLE_CLKV_SHIFT)) 2990 tmp = ((clk_v << SMC_SISLANDS_SPLL_DIV_TABLE_CLKV_SHIFT) & SMC_SISLANDS_SPLL_DIV_TABLE_CLKV_MASK) | 5313 u32 clk_v = 4 * ss.percentage * fbdiv / (clk_s * 10000); local 5320 cg_spll_spread_spectrum_2 |= CLK_V(clk_v);
|
/linux-master/drivers/gpu/drm/amd/pm/powerplay/smumgr/ |
H A D | fiji_smumgr.c | 914 uint32_t clk_v = 4 * ssInfo.speed_spectrum_percentage * local 922 CG_SPLL_SPREAD_SPECTRUM_2, CLKV, clk_v);
|
H A D | ci_smumgr.c | 349 uint32_t clk_v = 4 * ss_info.speed_spectrum_percentage * local 357 CG_SPLL_SPREAD_SPECTRUM_2, CLKV, clk_v);
|
Completed in 500 milliseconds