Searched refs:cache_op (Results 1 - 25 of 26) sorted by relevance

12

/linux-master/arch/loongarch/include/asm/
H A Dcacheflush.h51 #define cache_op(op, addr) \ macro
61 cache_op(Index_Writeback_Inv_LEAF0, addr);
64 cache_op(Index_Writeback_Inv_LEAF1, addr);
67 cache_op(Index_Writeback_Inv_LEAF2, addr);
70 cache_op(Index_Writeback_Inv_LEAF3, addr);
73 cache_op(Index_Writeback_Inv_LEAF4, addr);
76 cache_op(Index_Writeback_Inv_LEAF5, addr);
/linux-master/arch/csky/mm/
H A Ddma-mapping.c14 static inline void cache_op(phys_addr_t paddr, size_t size, function
55 cache_op(page_to_phys(page), size, dma_wbinv_set_zero_range);
63 cache_op(paddr, size, dma_wb_range);
67 cache_op(paddr, size, dma_wbinv_range);
82 cache_op(paddr, size, dma_inv_range);
/linux-master/arch/mips/include/asm/
H A Dr4kcache.h57 #define cache_op(op, addr) \ macro
62 cache_op(Index_Invalidate_I, addr);
67 cache_op(Index_Writeback_Inv_D, addr);
72 cache_op(Index_Writeback_Inv_SD, addr);
79 cache_op(Hit_Invalidate_I_Loongson2, addr);
83 cache_op(Hit_Invalidate_I, addr);
90 cache_op(Hit_Writeback_Inv_D, addr);
95 cache_op(Hit_Invalidate_D, addr);
100 cache_op(Hit_Invalidate_SD, addr);
105 cache_op(Hit_Writeback_Inv_S
[all...]
H A Dbmips.h98 cache_op(Index_Load_Tag_S, ZSCM_REG_BASE + offset);
119 cache_op(Index_Store_Tag_S, ZSCM_REG_BASE + offset);
/linux-master/arch/mips/mm/
H A Dsc-r5k.c30 cache_op(R5K_Page_Invalidate_S, start);
54 cache_op(R5K_Page_Invalidate_S, a);
H A Dsc-rm7k.c99 cache_op(Page_Invalidate_T, start);
117 cache_op(Index_Store_Tag_T, CKSEG0ADDR(i));
143 cache_op(Index_Store_Tag_SD, CKSEG0ADDR(i));
210 cache_op(Index_Store_Tag_T, begin);
215 cache_op(Index_Load_Tag_T, addr);
H A Dsc-mips.c40 cache_op(Hit_Writeback_Inv_SD, addr & almask);
41 cache_op(Hit_Writeback_Inv_SD, (addr + size - 1) & almask);
H A Dc-r4k.c1417 cache_op(Index_Store_Tag_I, begin);
1418 cache_op(Index_Store_Tag_D, begin);
1419 cache_op(Index_Store_Tag_SD, begin);
1424 cache_op(Index_Load_Tag_SD, addr);
H A Duasm-mips.c68 [insn_cache] = {M(cache_op, 0, 0, 0, 0, 0), RS | RT | SIMM},
/linux-master/arch/mips/kernel/
H A Dspram.c55 cache_op(Index_Store_Tag_I, CKSEG0|offset);
71 cache_op(Index_Load_Tag_I, CKSEG0 | offset);
90 cache_op(Index_Store_Tag_D, CKSEG0 | offset);
104 cache_op(Index_Load_Tag_D, CKSEG0 | offset);
H A Dmips-mt.c209 cache_op(Index_Load_Tag_D, INDEX_8);
219 cache_op(Index_Store_Tag_D, INDEX_8);
224 cache_op(Index_Store_Tag_D, INDEX_0);
H A Dperf_event_mipsxx.c733 unsigned int cache_type, cache_op, cache_result; local
740 cache_op = (config >> 8) & 0xff;
741 if (cache_op >= PERF_COUNT_HW_CACHE_OP_MAX)
750 [cache_op]
/linux-master/arch/mips/sgi-ip22/
H A Dip28-berr.c74 cache_op(Index_Load_Tag_S, addr);
77 cache_op(Index_Load_Tag_S, addr | 1L);
92 cache_op(Index_Load_Tag_D, addr);
95 cache_op(Index_Load_Tag_D, addr | 1L);
108 cache_op(Index_Load_Tag_I, addr);
111 cache_op(Index_Load_Tag_I, addr | 1L);
/linux-master/arch/xtensa/kernel/
H A Dperf_event.c115 unsigned int cache_type, cache_op, cache_result; local
119 cache_op = (config >> 8) & 0xff;
123 cache_op >= C(OP_MAX) ||
127 ret = xtensa_cache_ctl[cache_type][cache_op][cache_result];
/linux-master/arch/arc/kernel/
H A Dperf_event.c303 unsigned int cache_type, cache_op, cache_result; local
307 cache_op = (config >> 8) & 0xff;
311 if (cache_op >= PERF_COUNT_HW_CACHE_OP_MAX)
316 ret = arc_pmu_cache_map[cache_type][cache_op][cache_result];
322 cache_type, cache_op, cache_result, ret,
/linux-master/arch/riscv/kvm/
H A Dvcpu_pmu.c94 unsigned int cache_type, cache_op, cache_result; local
99 cache_op = (sbi_event_code & SBI_PMU_EVENT_CACHE_OP_ID_CODE_MASK) >>
104 cache_op >= PERF_COUNT_HW_CACHE_OP_MAX ||
108 config = cache_type | (cache_op << 8) | (cache_result << 16);
/linux-master/drivers/perf/
H A Darm_pmu.c127 unsigned int cache_type, cache_op, cache_result, ret; local
133 cache_op = (config >> 8) & 0xff;
134 if (cache_op >= PERF_COUNT_HW_CACHE_OP_MAX)
144 ret = (int)(*cache_map)[cache_type][cache_op][cache_result];
H A Driscv_pmu_sbi.c438 unsigned int cache_type, cache_op, cache_result, ret; local
444 cache_op = (config >> 8) & 0xff;
445 if (cache_op >= PERF_COUNT_HW_CACHE_OP_MAX)
452 ret = pmu_cache_event_map[cache_type][cache_op][cache_result].event_idx;
/linux-master/arch/mips/txx9/generic/
H A Dsetup.c156 cache_op(Index_Writeback_Inv_D, addr | 0);
157 cache_op(Index_Writeback_Inv_D, addr | 1);
158 cache_op(Index_Writeback_Inv_D, addr | 2);
159 cache_op(Index_Writeback_Inv_D, addr | 3);
/linux-master/arch/loongarch/kernel/
H A Dperf_event.c614 unsigned int cache_type, cache_op, cache_result; local
621 cache_op = (config >> 8) & 0xff;
622 if (cache_op >= PERF_COUNT_HW_CACHE_OP_MAX)
631 [cache_op]
/linux-master/tools/perf/util/
H A Dparse-events.c377 int len, cache_type = -1, cache_op = -1, cache_result = -1; local
387 cache_op = parse_aliases(str, evsel__hw_cache_op,
389 if (cache_op >= 0) {
390 if (!evsel__is_cache_op_valid(cache_type, cache_op))
401 if (cache_op < 0) {
402 cache_op = parse_aliases(str, evsel__hw_cache_op,
404 if (cache_op >= 0) {
405 if (!evsel__is_cache_op_valid(cache_type, cache_op))
417 if (cache_op == -1)
418 cache_op
[all...]
/linux-master/arch/csky/kernel/
H A Dperf_event.c952 unsigned int cache_type, cache_op, cache_result; local
955 cache_op = (config >> 8) & 0xff;
960 if (cache_op >= PERF_COUNT_HW_CACHE_OP_MAX)
965 return csky_pmu_cache_map[cache_type][cache_op][cache_result];
/linux-master/arch/x86/events/
H A Dcore.c363 unsigned int cache_type, cache_op, cache_result; local
373 cache_op = (config >> 8) & 0xff;
374 if (cache_op >= PERF_COUNT_HW_CACHE_OP_MAX)
376 cache_op = array_index_nospec(cache_op, PERF_COUNT_HW_CACHE_OP_MAX);
383 val = hybrid_var(event->pmu, hw_cache_event_ids)[cache_type][cache_op][cache_result];
391 attr->config1 = hybrid_var(event->pmu, hw_cache_extra_regs)[cache_type][cache_op][cache_result];
/linux-master/arch/sparc/kernel/
H A Dperf_event.c1198 unsigned int cache_type, cache_op, cache_result; local
1208 cache_op = (config >> 8) & 0xff;
1209 if (cache_op >= PERF_COUNT_HW_CACHE_OP_MAX)
1216 pmap = &((*sparc_pmu->cache_map)[cache_type][cache_op][cache_result]);
/linux-master/arch/mips/include/uapi/asm/
H A Dinst.h34 sdl_op, sdr_op, swr_op, cache_op, enumerator in enum:major_op

Completed in 284 milliseconds

12