Searched refs:OP2 (Results 1 - 7 of 7) sorted by relevance
/linux-master/arch/arm/kernel/ |
H A D | hw_breakpoint.c | 48 #define READ_WB_REG_CASE(OP2, M, VAL) \ 49 case ((OP2 << 4) + M): \ 50 ARM_DBG_READ(c0, c ## M, OP2, VAL); \ 53 #define WRITE_WB_REG_CASE(OP2, M, VAL) \ 54 case ((OP2 << 4) + M): \ 55 ARM_DBG_WRITE(c0, c ## M, OP2, VAL); \ 58 #define GEN_READ_WB_REG_CASES(OP2, VAL) \ 59 READ_WB_REG_CASE(OP2, 0, VAL); \ 60 READ_WB_REG_CASE(OP2, 1, VAL); \ 61 READ_WB_REG_CASE(OP2, [all...] |
/linux-master/arch/arm/include/asm/ |
H A D | hw_breakpoint.h | 109 #define ARM_DBG_READ(N, M, OP2, VAL) do {\ 110 asm volatile("mrc p14, 0, %0, " #N "," #M ", " #OP2 : "=r" (VAL));\ 113 #define ARM_DBG_WRITE(N, M, OP2, VAL) do {\ 114 asm volatile("mcr p14, 0, %0, " #N "," #M ", " #OP2 : : "r" (VAL));\
|
/linux-master/arch/arm64/include/uapi/asm/ |
H A D | kvm.h | 255 ARM64_SYS_REG_SHIFT_MASK(op2, OP2))
|
/linux-master/tools/arch/arm64/include/uapi/asm/ |
H A D | kvm.h | 255 ARM64_SYS_REG_SHIFT_MASK(op2, OP2))
|
/linux-master/fs/afs/ |
H A D | internal.h | 1784 #define ASSERTRANGE(L, OP1, N, OP2, H) \ 1786 if (unlikely(!((L) OP1 (N)) || !((N) OP2 (H)))) { \ 1789 printk(KERN_ERR "%lu "#OP1" %lu "#OP2" %lu is false\n", \ 1792 printk(KERN_ERR "0x%lx "#OP1" 0x%lx "#OP2" 0x%lx is false\n", \ 1831 #define ASSERTRANGE(L, OP1, N, OP2, H) \
|
/linux-master/arch/sparc/net/ |
H A D | bpf_jit_comp_32.c | 29 #define OP2(X) ((X) << 22) macro 33 #define F2(X, Y) (OP(X) | OP2(Y))
|
H A D | bpf_jit_comp_64.c | 58 #define OP2(X) ((X) << 22) macro 63 #define F2(X, Y) (OP(X) | OP2(Y))
|
Completed in 134 milliseconds