Searched refs:err_disable (Results 1 - 11 of 11) sorted by relevance
| /u-boot/drivers/ddr/fsl/ |
| H A D | mpc85xx_ddr_gen1.c | 81 debug("DMA DDR: err_disable = 0x%08x\n", ddr->err_disable);
82 ddr->err_disable = 0x00000000;
84 debug("DMA DDR: err_disable = 0x%08x\n", ddr->err_disable);
|
| H A D | fsl_ddr_gen4.c | 255 ddr_out32(&ddr->err_disable, regs->err_disable |
259 ddr_out32(&ddr->err_disable, regs->err_disable);
443 ddr_out32(&ddr->err_disable,
444 regs->err_disable & ~DDR_ERR_DISABLE_APED);
|
| H A D | arm_ddr_gen3.c | 147 ddr_out32(&ddr->err_disable, regs->err_disable);
|
| H A D | mpc85xx_ddr_gen3.c | 179 out_be32(&ddr->err_disable, regs->err_disable);
|
| H A D | interactive.c | 684 CFG_REGS(err_disable),
775 CFG_REGS(err_disable),
|
| /u-boot/arch/powerpc/cpu/mpc83xx/ |
| H A D | ecc.c | 38 (ddr->err_disable & ECC_ERROR_DISABLE_MBED) ? 1 : 0);
40 (ddr->err_disable & ECC_ERROR_DISABLE_SBED) ? 1 : 0);
42 (ddr->err_disable & ECC_ERROR_DISABLE_MSED) ? 1 : 0);
166 val = ddr->err_disable;
189 printf("Incorrect err_disable field\n");
193 ddr->err_disable = val;
|
| H A D | spd_sdram.c | 825 ddr->err_disable = ~ECC_ERROR_ENABLE;
832 debug("DDR:err_disable=0x%08x\n", ddr->err_disable);
938 ddr->err_disable &= ECC_ERROR_ENABLE;
|
| /u-boot/post/cpu/mpc83xx/ |
| H A D | ecc.c | 65 if (__raw_readl(&ddr->err_disable) & ECC_ERROR_ENABLE) {
|
| /u-boot/include/ |
| H A D | fsl_immap.h | 126 u32 err_disable; /* Error Disable */ member in struct:ccsr_ddr
|
| H A D | fsl_ddr_sdram.h | 301 unsigned int err_disable; member in struct:fsl_ddr_cfg_regs_s
|
| /u-boot/arch/powerpc/include/asm/ |
| H A D | immap_83xx.h | 316 u32 err_disable; /* Memory Error Disable */ member in struct:ddr83xx
|
Completed in 84 milliseconds