Searched refs:ddrclkdr (Results 1 - 5 of 5) sorted by relevance

/u-boot/board/keymile/pg-wcom-ls102xa/
H A Dpg-wcom-ls102xa.c58 setbits_be32(&gur->ddrclkdr, 2);
/u-boot/board/freescale/p2041rdb/
H A Dp2041rdb.c72 setbits_be32(&gur->ddrclkdr, 0x000f000f);
/u-boot/board/keymile/kmcent2/
H A Dkmcent2.c58 setbits_be32(&gur->ddrclkdr, 0x40000000);
/u-boot/arch/arm/include/asm/arch-ls102xa/
H A Dimmap_ls102xa.h127 u32 ddrclkdr; member in struct:ccsr_gur
/u-boot/arch/powerpc/include/asm/
H A Dimmap_85xx.h1631 u32 ddrclkdr; /* DDR clock disable */ member in struct:ccsr_gur

Completed in 173 milliseconds