Searched refs:mmVM_L2_CNTL3 (Results 1 - 16 of 16) sorted by relevance
/netbsd-current/sys/external/bsd/drm2/dist/drm/amd/amdgpu/ |
H A D | amdgpu_gfxhub_v1_0.c | 176 WREG32_SOC15_RLC(GC, 0, mmVM_L2_CNTL3, tmp); 325 WREG32_SOC15(GC, 0, mmVM_L2_CNTL3, 0);
|
H A D | amdgpu_gmc_v6_0.c | 525 WREG32(mmVM_L2_CNTL3, 627 WREG32(mmVM_L2_CNTL3,
|
H A D | amdgpu_mmhub_v1_0.c | 195 WREG32_SOC15(MMHUB, 0, mmVM_L2_CNTL3, tmp); 362 WREG32_SOC15(MMHUB, 0, mmVM_L2_CNTL3, 0);
|
H A D | amdgpu_gmc_v7_0.c | 661 tmp = RREG32(mmVM_L2_CNTL3); 665 WREG32(mmVM_L2_CNTL3, tmp);
|
H A D | amdgpu_gmc_v8_0.c | 883 tmp = RREG32(mmVM_L2_CNTL3); 887 WREG32(mmVM_L2_CNTL3, tmp);
|
/netbsd-current/sys/external/bsd/drm2/dist/drm/amd/include/asic_reg/gmc/ |
H A D | gmc_7_0_d.h | 545 #define mmVM_L2_CNTL3 0x502 macro
|
H A D | gmc_8_2_d.h | 603 #define mmVM_L2_CNTL3 0x502 macro
|
H A D | gmc_6_0_d.h | 1261 #define mmVM_L2_CNTL3 0x0502 macro
|
H A D | gmc_8_1_d.h | 601 #define mmVM_L2_CNTL3 0x502 macro
|
H A D | gmc_7_1_d.h | 578 #define mmVM_L2_CNTL3 0x502 macro
|
/netbsd-current/sys/external/bsd/drm2/dist/drm/amd/include/asic_reg/mmhub/ |
H A D | mmhub_1_0_offset.h | 1270 #define mmVM_L2_CNTL3 0x0682 macro
|
H A D | mmhub_9_1_offset.h | 1302 #define mmVM_L2_CNTL3 0x0682 macro
|
H A D | mmhub_9_3_0_offset.h | 1286 #define mmVM_L2_CNTL3 0x0682 macro
|
/netbsd-current/sys/external/bsd/drm2/dist/drm/amd/include/asic_reg/gc/ |
H A D | gc_9_0_offset.h | 1166 #define mmVM_L2_CNTL3 0x0842 macro
|
H A D | gc_9_1_offset.h | 1192 #define mmVM_L2_CNTL3 0x0842 macro
|
H A D | gc_9_2_1_offset.h | 1130 #define mmVM_L2_CNTL3 0x0842 macro
|
Completed in 728 milliseconds