Searched refs:mmVM_L2_CNTL3 (Results 1 - 16 of 16) sorted by relevance

/netbsd-current/sys/external/bsd/drm2/dist/drm/amd/amdgpu/
H A Damdgpu_gfxhub_v1_0.c176 WREG32_SOC15_RLC(GC, 0, mmVM_L2_CNTL3, tmp);
325 WREG32_SOC15(GC, 0, mmVM_L2_CNTL3, 0);
H A Damdgpu_gmc_v6_0.c525 WREG32(mmVM_L2_CNTL3,
627 WREG32(mmVM_L2_CNTL3,
H A Damdgpu_mmhub_v1_0.c195 WREG32_SOC15(MMHUB, 0, mmVM_L2_CNTL3, tmp);
362 WREG32_SOC15(MMHUB, 0, mmVM_L2_CNTL3, 0);
H A Damdgpu_gmc_v7_0.c661 tmp = RREG32(mmVM_L2_CNTL3);
665 WREG32(mmVM_L2_CNTL3, tmp);
H A Damdgpu_gmc_v8_0.c883 tmp = RREG32(mmVM_L2_CNTL3);
887 WREG32(mmVM_L2_CNTL3, tmp);
/netbsd-current/sys/external/bsd/drm2/dist/drm/amd/include/asic_reg/gmc/
H A Dgmc_7_0_d.h545 #define mmVM_L2_CNTL3 0x502 macro
H A Dgmc_8_2_d.h603 #define mmVM_L2_CNTL3 0x502 macro
H A Dgmc_6_0_d.h1261 #define mmVM_L2_CNTL3 0x0502 macro
H A Dgmc_8_1_d.h601 #define mmVM_L2_CNTL3 0x502 macro
H A Dgmc_7_1_d.h578 #define mmVM_L2_CNTL3 0x502 macro
/netbsd-current/sys/external/bsd/drm2/dist/drm/amd/include/asic_reg/mmhub/
H A Dmmhub_1_0_offset.h1270 #define mmVM_L2_CNTL3 0x0682 macro
H A Dmmhub_9_1_offset.h1302 #define mmVM_L2_CNTL3 0x0682 macro
H A Dmmhub_9_3_0_offset.h1286 #define mmVM_L2_CNTL3 0x0682 macro
/netbsd-current/sys/external/bsd/drm2/dist/drm/amd/include/asic_reg/gc/
H A Dgc_9_0_offset.h1166 #define mmVM_L2_CNTL3 0x0842 macro
H A Dgc_9_1_offset.h1192 #define mmVM_L2_CNTL3 0x0842 macro
H A Dgc_9_2_1_offset.h1130 #define mmVM_L2_CNTL3 0x0842 macro

Completed in 728 milliseconds