Searched refs:reg (Results 1 - 25 of 35) sorted by relevance

12

/darwin-on-arm/xnu/osfmk/arm/
H A Dmemcmp.s59 #define BYTE_REVERSE(reg,tmp) \
60 rev reg, reg
64 #define BYTE_REVERSE(reg,tmp) \
65 eor tmp, reg, reg, ror #16;\
68 eor reg, tmp, reg, ror #8
H A Dcpu.c653 u_int cpuid, reg, size, sets, ways; local
745 reg = arm_cache_type[2 * i];
746 ways = CPUV7_CT_xSIZE_ASSOC(reg) + 1;
747 sets = CPUV7_CT_xSIZE_SET(reg) + 1;
748 linesize = 1 << (CPUV7_CT_xSIZE_LEN(reg) + 4);
759 if (reg & CPUV7_CT_CTYPE_WT)
761 if (reg & CPUV7_CT_CTYPE_WB)
763 if (reg & CPUV7_CT_CTYPE_RA)
765 if (reg & CPUV7_CT_CTYPE_WA)
771 reg
[all...]
H A Dproc_reg.h174 #define CPU_ID_MV88FR571_41 0x41159260 /* Marvell Feroceon 88FR571-VD Core (actual ID from CPU reg) */
373 #define CPU_CLIDR_CTYPE(reg,x) (((reg) >> ((x) * 3)) & 0x7)
374 #define CPU_CLIDR_LOUIS(reg) (((reg) >> 21) & 0x7)
375 #define CPU_CLIDR_LOC(reg) (((reg) >> 24) & 0x7)
376 #define CPU_CLIDR_LOUU(reg) (((reg) >> 27) & 0x7)
/darwin-on-arm/xnu/osfmk/i386/
H A Dcpuid.c272 uint32_t reg[4]; local
326 reg[eax] = 4; /* cpuid request 4 */
327 reg[ecx] = index; /* index starting at 0 */
328 cpuid(reg);
329 DBG("cpuid(4) index=%d eax=0x%x\n", index, reg[eax]);
330 cache_type = bitfield32(reg[eax], 4, 0);
333 cache_level = bitfield32(reg[eax], 7, 5);
334 cache_sharing = bitfield32(reg[eax], 25, 14) + 1;
336 = bitfield32(reg[eax], 31, 26) + 1;
337 cache_linesize = bitfield32(reg[eb
500 uint32_t reg[4]; local
1106 uint32_t reg[4]; local
[all...]
H A Dasm.h211 * Gotoff2 allows you to reference local labels with an index reg.
212 * Gotoff3 allows you to reference local labels with an index reg & size.
229 #define Gcmp(lab,reg) cmpl $lab,reg
230 #define Gmemload(lab,reg) movl lab,reg
231 #define Gmemstore(reg,lab,tmp) movl reg,lab
244 #define Gcmp(lab,reg) cmpl reg,la
[all...]
H A Dlapic.h169 #define LAPIC_MMIO_OFFSET(reg) (reg << 4)
170 #define LAPIC_MSR_OFFSET(reg) (reg)
172 #define LAPIC_MMIO(reg) ((volatile uint32_t *) \
173 (LAPIC_MMIO_VBASE + LAPIC_MMIO_OFFSET(reg)))
174 #define LAPIC_MSR(reg) (LAPIC_MSR_BASE + LAPIC_MSR_OFFSET(reg))
186 #define LAPIC_WRITE(reg,val) lapic_ops->write(reg, va
[all...]
H A Dstartup64.c358 #define SNAP_REG(reg) \
359 uint64_t reg; \
360 __asm__ volatile("mov %%" #reg ", %0" : "=m" (reg))
362 #define KPRINT_REG(reg) \
363 kprintf("%3s: %p\n", #reg, (void *) reg)
H A Dcswitch.s67 #define CX(addr, reg) addr(,reg,4)
H A Dlapic_native.c159 legacy_read(lapic_register_t reg) argument
161 return *LAPIC_MMIO(reg);
165 legacy_write(lapic_register_t reg, uint32_t value) argument
167 *LAPIC_MMIO(reg) = value;
208 x2apic_read(lapic_register_t reg) argument
213 rdmsr(LAPIC_MSR(reg), lo, hi);
218 x2apic_write(lapic_register_t reg, uint32_t value) argument
220 wrmsr(LAPIC_MSR(reg), value, 0);
H A Dstart.s66 #define CX(addr,reg) addr(,reg,4)
308 wrmsr /* Update Extended Feature Enable reg */
H A Drtclock_asm.h187 * Add 64-bit delta in register reg to timer pointed to by register treg.
189 #define TIMER_UPDATE(treg,reg,offset) \
190 addq reg,(offset)+TIMER_ALL(treg) /* add timer */
/darwin-on-arm/xnu/EXTERNAL_HEADERS/architecture/arm/
H A Dasm_help.h171 #define GET_ADDRESS(reg,var) \
172 ldr reg, 4f ;\
173 3: ldr reg, [pc, reg] ;\
184 #define GET_ADDRESS(reg,var) \
185 ldr reg, 3f ;\
/darwin-on-arm/xnu/EXTERNAL_HEADERS/architecture/i386/
H A Dasm_help.h298 #define REG_TO_EXTERN(reg, var) \
300 movl reg, (%edx) ; \
303 #define EXTERN_TO_REG(var, reg) \
307 movl L ## var ##$non_lazy_ptr-1b(%edx),reg ; \
316 #define REG_TO_EXTERN(reg, var) movl reg, var
317 #define EXTERN_TO_REG(var, reg) movl $ ## var, reg
/darwin-on-arm/xnu/osfmk/mach/arm/
H A Dasm.h184 * LOAD_ADDR: loads the address for (label) into (reg). Not safe for
224 #define LOAD_ADDR(reg, label) \
225 movw reg, :lower16:(label##$non_lazy_ptr - (GLUE_LABEL(label, __LINE__) + PC_INC)) ; \
226 movt reg, :upper16:(label##$non_lazy_ptr - (GLUE_LABEL(label, __LINE__) + PC_INC)) ; \
228 ldr reg, [pc, reg]
262 #define LOAD_ADDR(reg, label) \
263 ldr reg, L_##label
/darwin-on-arm/xnu/bsd/dev/i386/
H A Ddis_tables.c153 LSEG, /* for 3-bit seg reg encoding */
519 *bit pattern: 0000 1111 1100 1reg
1444 #define REX_R 0x04 /* high order bit extension of ModRM reg field */
1446 #define REX_B 0x01 /* extends ModRM r_m, SIB base, or opcode reg */
1467 #define MM_OPND 2 /* "value" used to indicate a mmx reg */
1468 #define XMM_OPND 3 /* "value" used to indicate a xmm reg */
1469 #define SEG_OPND 4 /* "value" used to indicate a segment reg */
1470 #define CONTROL_OPND 5 /* "value" used to indicate a control reg */
1471 #define DEBUG_OPND 6 /* "value" used to indicate a debug reg */
1472 #define TEST_OPND 7 /* "value" used to indicate a test reg */
1529 dtrace_get_modrm(dis86_t *x, uint_t *mode, uint_t *reg, uint_t *r_m) argument
1544 dtrace_rex_adjust(uint_t rex_prefix, uint_t mode, uint_t *reg, uint_t *r_m) argument
1951 uint_t reg; /* reg value from ModRM byte */ local
[all...]
H A Ddtrace_isa.c57 * the reg.d translator file). The dtrace_getreg() is smart enough to handle
181 dtrace_getreg(struct regs *savearea, uint_t reg) argument
187 if (reg <= SS) {
188 reg = regmap[reg];
190 reg -= (SS + 1);
193 switch (reg) {
251 if (reg > x86_SAVED_STATE32_COUNT - 1) {
255 return (uint64_t)((unsigned int *)(&(regs->ss_32.gs)))[reg];
H A Dfasttrap_isa.c84 #define FASTTRAP_MODRM(mod, reg, rm) (((mod) << 6) | ((reg) << 3) | (rm))
408 uint_t reg = FASTTRAP_MODRM_REG(instr[start + 1]); local
411 if (reg == 2 || reg == 4) {
414 if (reg == 2)
607 uint_t reg = FASTTRAP_MODRM_REG(instr[rmindex]); local
616 * the reg field may determine the op code
622 if (reg != 0) {
636 FASTTRAP_MODRM(2, reg, r
2006 uint64_t* reg; local
2235 fasttrap_getreg(x86_saved_state_t *regs, uint_t reg) argument
[all...]
/darwin-on-arm/xnu/libsyscall/custom/
H A DSYS.h195 #define MI_GET_ADDRESS(reg,var) \
196 ldr reg, 4f ;\
197 3: ldr reg, [pc, reg] ;\
208 #define MI_GET_ADDRESS(reg,var) \
209 ldr reg, 3f ;\
/darwin-on-arm/xnu/bsd/net/
H A Dif_stf.c263 struct ifnet_attach_proto_param reg; local
269 bzero(&reg, sizeof(reg));
270 reg.input = stf_media_input;
271 reg.pre_output = stf_pre_output;
273 stat = ifnet_attach_protocol(ifp, protocol_family, &reg);
H A Dif_gif.c222 struct ifnet_attach_proto_param reg; local
225 bzero(&reg, sizeof(reg));
226 reg.input = gif_input;
228 stat = ifnet_attach_protocol(ifp, protocol_family, &reg);
H A Dif_vlan.c2091 struct ifnet_attach_proto_param reg; local
2093 bzero(&reg, sizeof(reg));
2094 reg.input = vlan_input;
2095 reg.event = vlan_event;
2096 reg.detached = vlan_detached;
2097 error = ifnet_attach_protocol(ifp, PF_VLAN, &reg);
/darwin-on-arm/xnu/iokit/IOKit/pci/
H A DIOPCIDevice.h128 virtual IODeviceMemory * getDeviceMemoryWithRegister( UInt8 reg );
129 virtual IOMemoryMap * mapDeviceMemoryWithRegister( UInt8 reg,
/darwin-on-arm/xnu/
H A Dlldbmacros.py50 if self.FILTER and not self.reg.search(s): return
80 self.reg = re.compile(a.strip(),re.MULTILINE|re.DOTALL)
/darwin-on-arm/xnu/pexpert/arm/
H A Dpe_apq8060.c216 uint32_t reg = GIC_DIST_ENABLE_SET + (INT_DEBUG_TIMER_EXP/32)*4; local
218 HwReg(gTouchPadqGICDistributerBase + reg) = (bit);
/darwin-on-arm/xnu/pexpert/pexpert/
H A Dpexpert.h163 unsigned char reg,

Completed in 118 milliseconds

12