Searched refs:set (Results 76 - 100 of 2137) sorted by last modified time

1234567891011>>

/linux-master/drivers/gpu/drm/
H A Ddrm_crtc_internal.h249 int __drm_atomic_helper_set_config(struct drm_mode_set *set,
H A Ddrm_crtc.c101 struct drm_mode_set set = { local
107 return drm_mode_set_config_internal(&set);
204 * Atomic property for setting the power state of the CRTC. When set to 1
205 * the CRTC will actively display content. When set to 0 the CRTC will be
220 * user-space must set this property to 0.
585 static int __drm_mode_set_config_internal(struct drm_mode_set *set, argument
588 struct drm_crtc *crtc = set->crtc;
606 fb = set->fb;
608 ret = crtc->funcs->set_config(set, ctx);
631 * @set
642 drm_mode_set_config_internal(struct drm_mode_set *set) argument
702 struct drm_mode_set set; local
[all...]
H A Ddrm_atomic_helper.c156 * is not set, an error is returned. Userspace can provide a solution
159 * If the flag is set conflicting connectors are removed from the CRTC
234 * best_encoder is equal to encoder we intend to set.
601 * &drm_crtc_state.mode_changed is set when the input mode is changed.
602 * &drm_crtc_state.connectors_changed is set when a connector is added or
603 * removed from the CRTC. &drm_crtc_state.active_changed is set when
605 * &drm_crtc_state.no_vblank is set from the result of drm_dev_has_vblank().
610 * Drivers which set &drm_crtc_state.mode_changed (e.g. in their
656 * implies that connectors are attached and a mode is set.
692 * drivers must set crt
3255 drm_atomic_helper_set_config(struct drm_mode_set *set, struct drm_modeset_acquire_ctx *ctx) argument
[all...]
/linux-master/drivers/gpu/drm/amd/pm/swsmu/smu14/
H A Dsmu_v14_0.c938 .set = smu_v14_0_set_irq_state,
/linux-master/drivers/gpu/drm/amd/pm/swsmu/smu13/
H A Dsmu_v13_0_6_ppt.c1157 "Failed to set soft %s gfxclk !\n",
1174 "Failed to set soft %s memclk !\n",
1190 "Failed to set soft %s socclk !\n",
1496 .set = smu_v13_0_6_set_irq_state,
H A Dsmu_v13_0.c722 dev_err(smu->adev->dev, "SMU13 attempt to set divider for DCEFCLK Failed!");
1444 .set = smu_v13_0_set_irq_state,
2551 * BIOS and our driver gets notified. We will set WifiBandEntryNum = 1
2555 * our driver gets notified again. At this time, driver will set
2563 dev_warn(smu->adev->dev, "Failed to set wifiband!");
/linux-master/drivers/gpu/drm/amd/pm/swsmu/smu11/
H A Dsmu_v11_0.c683 dev_err(smu->adev->dev, "SMU11 attempt to set divider for DCEFCLK Failed!");
1211 * - For some NV10 SKU, the fan speed cannot be set lower than
1213 * - For some Sienna Cichlid SKU, the fan speed cannot be set
1478 .set = smu_v11_0_set_irq_state,
/linux-master/drivers/gpu/drm/amd/pm/legacy-dpm/
H A Dsi_dpm.c8098 .set = si_dpm_set_interrupt_state,
H A Dkv_dpm.c3350 .set = kv_dpm_set_interrupt_state,
/linux-master/drivers/gpu/drm/amd/display/dc/irq/dce110/
H A Dirq_service_dce110.c65 .set = NULL,
70 .set = NULL,
75 .set = NULL,
80 .set = dce110_vblank_set,
85 .set = NULL,
233 .set = dal_irq_service_dummy_set,
/linux-master/drivers/gpu/drm/amd/display/dc/inc/
H A Dresource.h552 const struct dc_validation_set set[],
/linux-master/drivers/gpu/drm/amd/display/dc/
H A Ddc.h403 /* Structure to hold configuration flags set by dm at dc creation. */
1487 const struct dc_validation_set set[],
1515 * The streams parameter is an absolute set of all active streams.
1561 * If there is no link and local sink, this variable should be set to
1562 * false. Otherwise, it should be set to true; usually, the function
1618 * PHY test patterns. In cases when lane adjust and set test pattern
1622 * set pattern/set lane adjust to transition between override state(s).
2032 * NOTE: set to DP_TEST_PATTERN_VIDEO_MODE to disable previous test pattern.
2064 * @lt_override - a set o
[all...]
/linux-master/drivers/gpu/drm/amd/display/dc/core/
H A Ddc_resource.c1239 * available in the surface we should increase the viewport size, regardless set vp to
3633 const struct dc_validation_set set[],
3650 if (set[i].stream == stream)
3656 if (set[i].plane_count != stream_status->plane_count)
3659 for (j = 0; j < set[i].plane_count; j++)
3660 if (set[i].plane_states[j] != stream_status->plane_states[j])
3669 const struct dc_validation_set set[],
3676 if (set[i].stream == stream)
3680 dm_error("Stream %p not found in set!\n", stream);
3684 for (j = 0; j < set[
3631 planes_changed_for_existing_stream(struct dc_state *context, struct dc_stream_state *stream, const struct dc_validation_set set[], int set_count) argument
3666 add_all_planes_for_stream( const struct dc *dc, struct dc_stream_state *stream, const struct dc_validation_set set[], int set_count, struct dc_state *state) argument
3709 dc_validate_with_context(struct dc *dc, const struct dc_validation_set set[], int set_count, struct dc_state *context, bool fast_validate) argument
[all...]
H A Ddc.c100 * DC maintains and validates a set of structs representing the state of the
124 * These structs can be created and destroyed as needed. There is a full set of
1062 /* set i2c speed if not done by the respective dcnxxx__resource.c */
1263 * The OTG is set to disable on falling edge of VUPDATE so the plane disable
1400 /* Must set to false to start with, due to OR in update function */
1573 /* Add tg to the set, search rest of the tg's for ones with
1601 /* set first unblanked pipe as master */
2110 /* Clear update flags that were set earlier to avoid redundant programming */
2145 struct dc_validation_set set[MAX_STREAMS] = {0}; local
2169 set[
[all...]
/linux-master/drivers/gpu/drm/amd/display/amdgpu_dm/
H A Damdgpu_dm.c693 * Used to set crc window/read out crc value at vertical line 0 position
2372 params.set = 0;
2983 * early enable HPD Rx IRQ, should be done before set mode as short
3033 /* Force mode set in atomic commit */
3214 * the connector sink is set to either fake or physical sink depends on link status.
3222 * because on resume connector->sink is set to NULL
3630 * 1. Register a set() function with base driver.
3631 * Base driver will call set() function to enable/disable an
3716 * 1. Register a set() function with base driver.
3717 * Base driver will call set() functio
[all...]
/linux-master/drivers/gpu/drm/amd/amdkfd/
H A Dkfd_device_queue_manager.c480 /* qpd->page_table_base is set earlier when register_process()
486 /* invalidate the VM context after pasid and vmid mapping is set up */
658 bool set; local
661 set = false;
675 set = true;
680 if (!set)
/linux-master/drivers/gpu/drm/amd/amdgpu/
H A Dvcn_v5_0_0.c54 * vcn_v5_0_0_early_init - set function pointers and load microcode
735 /* set VCN status busy */
1053 * vcn_v5_0_0_unified_ring_set_wptr - set enc write pointer
1104 * vcn_v5_0_0_set_unified_ring_funcs - set unified ring functions
1173 * vcn_v5_0_0_set_clockgating_state - set VCN block clockgating state
1203 * vcn_v5_0_0_set_powergating_state - set VCN block powergating state
1230 * vcn_v5_0_0_set_interrupt_state - set VCN block interrupt state
1290 .set = vcn_v5_0_0_set_interrupt_state,
1295 * vcn_v5_0_0_set_irq_funcs - set VCN block interrupt irq functions
H A Dvcn_v4_0_3.c60 * vcn_v4_0_3_early_init - set function pointers
1059 /* set VCN status busy */
1384 * vcn_v4_0_3_unified_ring_set_wptr - set enc write pointer
1436 * vcn_v4_0_3_set_unified_ring_funcs - set unified ring functions
1498 /* vcn_v4_0_3_set_clockgating_state - set VCN block clockgating state
1526 * vcn_v4_0_3_set_powergating_state - set VCN block powergating state
1563 * vcn_v4_0_3_set_interrupt_state - set VCN block interrupt state
1624 .set = vcn_v4_0_3_set_interrupt_state,
1629 * vcn_v4_0_3_set_irq_funcs - set VCN block interrupt irq functions
H A Dvcn_v3_0.c81 * vcn_v3_0_early_init - set function pointers and load microcode
1061 /* set the write pointer delay */
1064 /* set the wb address */
1119 /* set VCN status busy */
1464 /* 4, set resp to zero */
1714 * vcn_v3_0_dec_ring_set_wptr - set write pointer
1975 * vcn_v3_0_enc_ring_set_wptr - set enc write pointer
2199 .set = vcn_v3_0_set_interrupt_state,
H A Dvcn_v4_0.c71 * vcn_v4_0_early_init - set function pointers and load microcode
1066 /* set VCN status busy */
1428 /* 4, set resp to zero */
1666 * vcn_v4_0_unified_ring_set_wptr - set enc write pointer
1883 * vcn_v4_0_set_unified_ring_funcs - set unified ring functions
1956 * vcn_v4_0_set_clockgating_state - set VCN block clockgating state
1986 * vcn_v4_0_set_powergating_state - set VCN block powergating state
2022 * vcn_v4_0_set_ras_interrupt_state - set VCN block RAS interrupt state
2089 .set = vcn_v4_0_set_ras_interrupt_state,
2094 * vcn_v4_0_set_irq_funcs - set VC
[all...]
H A Dvcn_v2_5.c74 * vcn_v2_5_early_init - set function pointers and load microcode
936 /* set the write pointer delay */
939 /* set the wb address */
987 /* set uvd status busy */
1186 /* 4, set resp to zero */
1558 * vcn_v2_5_dec_ring_set_wptr - set write pointer
1648 * vcn_v2_5_enc_ring_set_wptr - set enc write pointer
1862 .set = vcn_v2_5_set_interrupt_state,
1867 .set = vcn_v2_6_set_ras_interrupt_state,
H A Dvcn_v2_0.c65 * vcn_v2_0_early_init - set function pointers and load microcode
901 /* set the write pointer delay */
904 /* set the wb address */
946 /* set uvd status busy */
1349 * vcn_v2_0_dec_ring_set_wptr - set write pointer
1584 * vcn_v2_0_enc_ring_set_wptr - set enc write pointer
1816 /* 4, set resp to zero */
2091 .set = vcn_v2_0_set_interrupt_state,
H A Dvcn_v1_0.c60 * vcn_v1_0_early_init - set function pointers and load microcode
901 /* enable system interrupt for JRBC, TODO: move to set interrupt*/
919 /* set the write pointer delay */
922 /* set the wb address */
1077 /* set the write pointer delay */
1080 /* set the wb address */
1404 * vcn_v1_0_dec_ring_set_wptr - set write pointer
1616 * vcn_v1_0_enc_ring_set_wptr - set enc write pointer
2060 .set = vcn_v1_0_set_interrupt_state,
H A Dvce_v3_0.c135 * vce_v3_0_ring_set_wptr - set write pointer
991 .set = vce_v3_0_set_interrupt_state,
H A Dvce_v2_0.c83 * vce_v2_0_ring_set_wptr - set write pointer
235 /* set BUSY flag */
286 DRM_INFO("VCE is busy, Can't set clock gating");
349 /* LMI_MC/LMI_UMC always set in dynamic,
350 * set {CGC_*_GATE_MODE, CGC_*_SW_GATE} = {0, 0}
376 /* set VCE_UENC_REG_CLOCK_GATING always in dynamic mode */
666 .set = vce_v2_0_set_interrupt_state,

Completed in 418 milliseconds

1234567891011>>