Searched refs:intr (Results 251 - 275 of 528) sorted by relevance

<<11121314151617181920>>

/linux-master/drivers/net/ethernet/sfc/
H A Defx_common.h75 netif_vdbg(channel->efx, intr, channel->efx->net_dev,
/linux-master/drivers/scsi/snic/
H A Dvnic_dev.h77 int svnic_dev_notify_set(struct vnic_dev *vdev, u16 intr);
/linux-master/drivers/gpu/drm/nouveau/nvkm/engine/cipher/
H A Dg84.c120 .intr = g84_cipher_intr,
/linux-master/drivers/gpu/drm/nouveau/nvkm/engine/fifo/
H A Dgp100.c121 .intr = gk104_fifo_intr,
H A Dgk110.c114 .intr = gk104_fifo_intr,
/linux-master/arch/arc/kernel/
H A Dentry-compact.S335 ; However the context returning might not have taken L2 intr itself
336 ; e.g. Task'A' user-code -> L2 intr -> schedule -> 'B' user-code ret
337 ; Special considerations needed for the context which took L2 intr
339 ld r9, [sp, PT_event] ; Ensure this is L2 intr context
/linux-master/drivers/net/wireless/ti/wlcore/
H A Dboot.c433 u32 chip_id, intr; local
459 ret = wlcore_read_reg(wl, REG_INTERRUPT_NO_CLEAR, &intr);
463 if (intr == 0xffffffff) {
469 else if (intr & WL1271_ACX_INTR_INIT_COMPLETE) {
/linux-master/drivers/gpu/drm/nouveau/include/nvkm/engine/
H A Dfifo.h71 struct nvkm_inth intr; member in struct:nvkm_fifo::__anon144
/linux-master/drivers/gpu/drm/nouveau/nvkm/subdev/fb/
H A Dpriv.h20 void (*intr)(struct nvkm_fb *); member in struct:nvkm_fb_func
/linux-master/drivers/gpu/drm/nouveau/nvkm/engine/disp/
H A Dchan.h39 void (*intr)(struct nvkm_disp_chan *, bool en); member in struct:nvkm_disp_chan_func
H A Dpriv.h25 void (*intr)(struct nvkm_disp *); member in struct:nvkm_disp_func
H A Dbase.c98 disp->func->intr(disp);
224 .intr = nvkm_disp_intr,
/linux-master/drivers/mmc/host/
H A Dmvsdio.c150 u32 cmdreg = 0, xfer = 0, intr = 0; local
179 intr |= MVSD_NOR_UNEXP_RSP;
196 intr |= MVSD_NOR_TX_AVAIL;
198 intr |= MVSD_NOR_RX_FIFO_8W;
200 intr |= MVSD_NOR_RX_READY;
218 intr |= MVSD_NOR_AUTOCMD12_DONE;
220 intr |= MVSD_NOR_XFER_DONE;
223 intr |= MVSD_NOR_CMD_DONE;
240 host->intr_en |= intr | MVSD_NOR_ERROR;
364 dev_dbg(host->dev, "intr
[all...]
/linux-master/drivers/net/ethernet/marvell/octeontx2/af/
H A Drvu.c2496 int mdevs, u64 intr)
2505 if (!(intr & BIT_ULL(i - first)))
2539 u64 intr; local
2541 intr = rvu_read64(rvu, BLKADDR_RVUM, RVU_AF_PFAF_MBOX_INT);
2543 rvu_write64(rvu, BLKADDR_RVUM, RVU_AF_PFAF_MBOX_INT, intr);
2544 if (intr)
2545 trace_otx2_msg_interrupt(rvu->pdev, "PF(s) to AF", intr);
2550 rvu_queue_work(&rvu->afpf_wq_info, 0, rvu->hw->total_pfs, intr);
2559 u64 intr; local
2566 intr
2495 rvu_queue_work(struct mbox_wq_info *mw, int first, int mdevs, u64 intr) argument
2721 u64 intr; local
2745 u64 intr; local
2773 rvu_me_handle_vfset(struct rvu *rvu, int idx, u64 intr) argument
2795 u64 intr; local
2812 u64 intr; local
[all...]
/linux-master/drivers/spmi/
H A Dspmi-pmic-arb.c133 * @intr: address of the SPMI interrupt control registers.
158 void __iomem *intr; member in struct:spmi_pmic_arb
1228 return pmic_arb->intr + 0x20 * m + 0x4 * n;
1234 return pmic_arb->intr + 0x100000 + 0x1000 * m + 0x4 * n;
1240 return pmic_arb->intr + 0x200000 + 0x1000 * m + 0x4 * n;
1246 return pmic_arb->intr + 0x10000 * m + 0x4 * n;
1252 return pmic_arb->intr + 0x1000 * m + 0x4 * n;
1258 return pmic_arb->intr + 0x200 + 0x4 * n;
1264 return pmic_arb->intr + 0x1000 * n;
1282 return pmic_arb->intr
[all...]
/linux-master/drivers/tty/serial/
H A Dmvebu-uart.c123 unsigned int intr; member in struct:uart_regs_layout
146 unsigned int intr; member in struct:mvebu_uart_pm_regs
173 #define UART_INTR(port) (to_mvuart(port)->data->regs.intr)
734 unsigned int ier, intr, ctl; local
743 intr = readl(port->membase + UART_INTR(port)) &
755 if (intr) {
756 ctl = intr | readl(port->membase + UART_INTR(port));
833 mvuart->pm_regs.intr = readl(port->membase + UART_INTR(port));
854 writel(mvuart->pm_regs.intr, port->membase + UART_INTR(port));
993 .regs.intr
[all...]
/linux-master/drivers/net/ethernet/atheros/alx/
H A Dmain.c330 static bool alx_intr_handle_misc(struct alx_priv *alx, u32 intr) argument
334 if (intr & ALX_ISR_FATAL) {
336 "fatal interrupt 0x%x, resetting\n", intr);
341 if (intr & ALX_ISR_ALERT)
342 netdev_warn(alx->dev, "alert interrupt: 0x%x\n", intr);
344 if (intr & ALX_ISR_PHY) {
357 static irqreturn_t alx_intr_handle(struct alx_priv *alx, u32 intr) argument
364 alx_write_mem32(hw, ALX_ISR, intr | ALX_ISR_DIS);
365 intr &= alx->int_mask;
367 if (alx_intr_handle_misc(alx, intr))
403 u32 intr; local
435 u32 intr; local
[all...]
/linux-master/drivers/usb/atm/
H A Dueagle-atm.c1963 static void uea_dispatch_cmv_e1(struct uea_softc *sc, struct intr_pkt *intr) argument
1966 struct cmv_e1 *cmv = &intr->u.e1.s2.cmv;
2025 static void uea_dispatch_cmv_e4(struct uea_softc *sc, struct intr_pkt *intr) argument
2028 struct cmv_e4 *cmv = &intr->u.e4.s2.cmv;
2068 struct intr_pkt *intr)
2070 sc->pageno = intr->e1_bSwapPageNo;
2071 sc->ovl = intr->e1_bOvl >> 4 | intr->e1_bOvl << 4;
2076 struct intr_pkt *intr)
2078 sc->pageno = intr
2067 uea_schedule_load_page_e1(struct uea_softc *sc, struct intr_pkt *intr) argument
2075 uea_schedule_load_page_e4(struct uea_softc *sc, struct intr_pkt *intr) argument
2088 struct intr_pkt *intr = urb->transfer_buffer; local
2128 struct intr_pkt *intr; local
[all...]
/linux-master/drivers/gpu/drm/nouveau/nvkm/core/
H A Dsubdev.c41 if (subdev->func->intr)
42 subdev->func->intr(subdev);
/linux-master/drivers/crypto/marvell/octeontx2/
H A Dotx2_cptpf_main.c180 u64 intr; local
186 intr = otx2_cpt_read64(cptpf->reg_base, BLKADDR_RVUM, 0,
188 if (!intr)
192 if (!(intr & BIT_ULL(vf)))
212 u64 intr; local
218 intr = otx2_cpt_read64(cptpf->reg_base, BLKADDR_RVUM, 0,
220 if (!intr)
223 if (!(intr & BIT_ULL(vf)))
/linux-master/drivers/gpu/drm/amd/amdgpu/
H A Damdgpu_sync.c403 int amdgpu_sync_wait(struct amdgpu_sync *sync, bool intr) argument
410 r = dma_fence_wait(e->fence, intr);
/linux-master/drivers/gpu/drm/rockchip/
H A Drockchip_vop_reg.c198 .intr = &rk3036_intr,
242 .intr = &rk3036_intr,
369 .intr = &px30_intr,
386 .intr = &px30_intr,
511 .intr = &rk3066_intr,
617 .intr = &rk3188_vop_intr,
766 .intr = &rk3288_vop_intr,
873 .intr = &rk3368_vop_intr,
895 .intr = &rk3366_vop_intr,
1048 .intr
[all...]
/linux-master/drivers/scsi/
H A Dips.c596 ha->func.intr = ips_intr_morpheus;
606 ha->func.intr = ips_intr_copperhead;
623 ha->func.intr = ips_intr_copperhead;
1219 (*ha->func.intr) (ha);
1230 irqstatus = (*ha->func.intr) (ha);
1542 ips_make_passthru(ips_ha_t *ha, struct scsi_cmnd *SC, ips_scb_t *scb, int intr) argument
2213 ips_get_bios_version(ips_ha_t * ha, int intr) argument
2334 intr)) == IPS_FAILURE)
2507 ips_next(ips_ha_t * ha, int intr) argument
2525 if (intr
3368 ips_send_wait(ips_ha_t * ha, ips_scb_t * scb, int timeout, int intr) argument
5516 ips_wait(ips_ha_t * ha, int time, int intr) argument
5574 ips_write_driver_status(ips_ha_t * ha, int intr) argument
5639 ips_read_adapter_status(ips_ha_t * ha, int intr) argument
5682 ips_read_subsystem_parameters(ips_ha_t * ha, int intr) argument
5726 ips_read_config(ips_ha_t * ha, int intr) argument
5784 ips_readwrite_page5(ips_ha_t * ha, int write, int intr) argument
5834 ips_clear_adapter(ips_ha_t * ha, int intr) argument
5897 ips_ffdc_reset(ips_ha_t * ha, int intr) argument
[all...]
/linux-master/drivers/gpu/drm/i915/gt/
H A Dintel_gt_irq.c124 const u16 intr = GEN11_INTR_ENGINE_INTR(identity); local
126 if (unlikely(!intr))
138 return intel_engine_cs_irq(engine, intr);
142 return gen11_other_irq_handler(gt, instance, intr);
144 WARN_ONCE(1, "unknown interrupt class=0x%x, instance=0x%x, intr=0x%x\n",
145 class, instance, intr);
/linux-master/drivers/gpu/drm/i915/gem/
H A Di915_gem_object.h165 bool intr)
169 if (intr)
192 return __i915_gem_object_lock(obj, ww, ww && ww->intr);
198 WARN_ON(ww && !ww->intr);
759 bool intr);
163 __i915_gem_object_lock(struct drm_i915_gem_object *obj, struct i915_gem_ww_ctx *ww, bool intr) argument

Completed in 205 milliseconds

<<11121314151617181920>>