Searched refs:readl (Results 176 - 200 of 2370) sorted by last modified time

1234567891011>>

/linux-master/drivers/clocksource/
H A Drenesas-ostm.c76 return readl(system_clock);
/linux-master/drivers/bcma/
H A Dhost_soc.c28 return readl(core->io_addr + offset);
142 return readl(core->io_wrap + offset);
/linux-master/drivers/atm/
H A Dfore200e.c434 return le32_to_cpu(readl(addr));
449 int irq_posted = readl(fore200e->regs.pca.psr);
452 if (irq_posted && (readl(fore200e->regs.pca.hcr) & PCA200E_HCR_OUTFULL)) {
/linux-master/drivers/ata/
H A Dsata_sil24.c505 *val = readl(scr_addr + sil24_scr_map[sc_reg] * 4);
613 irq_enabled = readl(port + PORT_IRQ_ENABLE_SET);
962 tmp = readl(port + PORT_IRQ_STAT);
980 irq_stat = readl(port + PORT_IRQ_STAT);
1034 context = readl(port + PORT_CONTEXT);
1054 cerr = readl(port + PORT_CMD_ERR);
1112 slot_stat = readl(port + PORT_SLOT_STAT);
1146 status = readl(host_base + HOST_IRQ_STAT);
1240 tmp = readl(port + PORT_CTRL_STAT);
1289 tmp = readl(ioma
[all...]
H A Dsata_nv.c918 notifier = readl(mmio + NV_ADMA_NOTIFIER);
919 notifier_error = readl(mmio + NV_ADMA_NOTIFIER_ERROR);
922 gen_ctl = readl(pp->gen_block + NV_ADMA_GEN_CTL);
1610 mask = readl(mmio_base + NV_INT_ENABLE_MCP55);
1623 mask = readl(mmio_base + NV_INT_ENABLE_MCP55);
1637 u32 notifier = readl(mmio + NV_ADMA_NOTIFIER);
1638 u32 notifier_error = readl(mmio + NV_ADMA_NOTIFIER_ERROR);
1639 u32 gen_ctl = readl(pp->gen_block + NV_ADMA_GEN_CTL);
1769 sactive = readl(pp->sactive_block);
1822 tmp = readl(mmi
[all...]
H A Dsata_mv.c832 (void) readl(addr); /* flush to avoid PCI posted write */
920 pp->cached.fiscfg = readl(port_mmio + FISCFG);
921 pp->cached.ltmode = readl(port_mmio + LTMODE);
922 pp->cached.haltcond = readl(port_mmio + EDMA_HALTCOND);
923 pp->cached.unknown_rsvd = readl(port_mmio + EDMA_UNKNOWN_RSVD);
1170 u32 edma_stat = readl(port_mmio + EDMA_STATUS);
1194 u32 reg = readl(port_mmio + EDMA_CMD);
1228 "%08x ", readl(start + b));
1315 *val = readl(mv_ap_base(link->ap) + ofs);
1342 if ((val & 0xf) == 1 || (readl(add
[all...]
H A Dpata_macio.c586 while (--timeout && (readl(&dma_regs->status) & RUN))
633 (void)readl(&dma_regs->control);
647 while (--timeout && (readl(&dma_regs->status) & RUN))
658 dstat = readl(&dma_regs->status);
696 dstat = readl(&dma_regs->status);
873 u32 fcr = readl(priv->kauai_fcr);
/linux-master/drivers/acpi/x86/
H A Dlpss.c135 val = readl(pdata->mmio_base + offset);
138 val = readl(pdata->mmio_base + LPSS_UART_CPR);
141 val = readl(pdata->mmio_base + offset);
153 val = readl(pdata->mmio_base + offset);
194 if (readl(pdata->mmio_base + pdata->dev_desc->prv_offset))
450 if (!readl(prv_base))
695 return readl(pdata->mmio_base + pdata->dev_desc->prv_offset + reg);
/linux-master/arch/x86/platform/ce4100/
H A Dce4100.c39 return readl(p->membase + offset);
58 ret = readl(p->membase + offset);
/linux-master/arch/x86/include/asm/
H A Dapic.h103 return readl((void __iomem *)(APIC_BASE + reg));
/linux-master/arch/x86/events/intel/
H A Duncore_snbep.c5146 config = readl(box->io_addr);
5158 config = readl(box->io_addr);
/linux-master/arch/sh/boards/
H A Dboard-sh7757lcr.c57 writel(readl(GBECONT) | GBECONT_RMII0, GBECONT);
59 writel(readl(GBECONT) | GBECONT_RMII1, GBECONT);
120 writel(readl(GBECONT) & ~GBECONT_RMII0, GBECONT);
123 writel(readl(GBECONT) & ~GBECONT_RMII1, GBECONT);
/linux-master/arch/alpha/kernel/
H A Dio.c135 return IO_CONCAT(__IO_PREFIX,readl)(addr);
190 u32 readl(const volatile void __iomem *addr) function
234 EXPORT_SYMBOL(readl); variable
/linux-master/arch/alpha/include/asm/
H A Dio.h157 REMAP1(u32, readl, const volatile)
248 extern u32 readl(const volatile void __iomem *addr);
256 #define readl readl macro
486 return IO_CONCAT(__IO_PREFIX,readl)(addr);
504 extern inline u32 readl(const volatile void __iomem *addr) function
/linux-master/drivers/soc/ti/
H A Dwkup_m3_ipc.c260 return readl(m3_ipc->ipc_mem_base +
/linux-master/drivers/soc/tegra/
H A Dpmc.c503 return readl(pmc->base + offset);
532 return readl(pmc->scratch + offset);
2385 value = readl(pmc->wake + WAKE_AOWAKE_CNTRL(SW_WAKE_ID));
2404 value = readl(pmc->wake + WAKE_AOWAKE_TIER2_ROUTING(offset));
2424 value = readl(pmc->wake + WAKE_AOWAKE_CNTRL(data->hwirq));
3049 value = readl(pmc->wake + offset);
3104 status = readl(pmc->wake + WAKE_AOWAKE_SW_STATUS(i));
3118 mask = readl(pmc->wake + WAKE_AOWAKE_TIER2_ROUTING(i));
3119 status = readl(pmc->wake + WAKE_AOWAKE_STATUS_R(i)) & mask;
3158 mask = readl(pm
[all...]
/linux-master/drivers/soc/renesas/
H A Drenesas-soc.c519 product = readl(chipid + id->offset);
/linux-master/drivers/soc/qcom/
H A Drpmh-rsc.c242 if (readl(tcs_reg_addr(drv, reg, tcs_id)) == data)
H A Dqcom_stats.c145 stats_offset = readl(reg + RPM_DYNAMIC_ADDR);
159 type = readl(d[i].base);
/linux-master/drivers/memory/
H A Dmtk-smi.c211 reg_val = readl(common->smi_ao_base
/linux-master/drivers/edac/
H A Dsynopsys_edac.c365 regval = readl(base + STAT_OFST);
372 regval = readl(base + CE_LOG_OFST);
377 regval = readl(base + CE_ADDR_OFST);
381 p->ceinfo.data = readl(base + CE_DATA_31_0_OFST);
387 regval = readl(base + UE_LOG_OFST);
391 regval = readl(base + UE_ADDR_OFST);
395 p->ueinfo.data = readl(base + UE_DATA_31_0_OFST);
421 regval = readl(base + ECC_ERRCNT_OFST);
427 regval = readl(base + ECC_STAT_OFST);
433 regval = readl(bas
[all...]
/linux-master/drivers/bus/
H A Dstm32_rifsc.c75 return !(readl(addr) & SEMCR_MUTEX);
87 FIELD_GET(RIFSC_RISC_SCID_MASK, readl(addr)) != RIF_CID1)
105 FIELD_GET(RIFSC_RISC_SCID_MASK, readl(addr)) == RIF_CID1);
126 sec_reg_value = readl(rifsc_controller->mmio + RIFSC_RISC_SECCFGR0 + 0x4 * reg_id);
127 cid_reg_value = readl(rifsc_controller->mmio + RIFSC_RISC_PER0_CIDCFGR + 0x8 * firewall_id);
210 nb_risup = readl(rifsc_controller->mmio + RIFSC_RISC_HWCFGR2) & HWCFGR2_CONF1_MASK;
211 nb_rimu = readl(rifsc_controller->mmio + RIFSC_RISC_HWCFGR2) & HWCFGR2_CONF2_MASK;
212 nb_risal = readl(rifsc_controller->mmio + RIFSC_RISC_HWCFGR2) & HWCFGR2_CONF3_MASK;
H A Dstm32_etzpc.c58 sec_val = (readl(ctrl->mmio + reg_offset) >> offset) & ETZPC_PROT_MASK;
99 readl(etzpc_controller->mmio + ETZPC_HWCFGR));
101 readl(etzpc_controller->mmio + ETZPC_HWCFGR));
/linux-master/arch/arm/mach-orion5x/
H A Ddns323-setup.c574 reg = readl(ETH_SMI_REG);
586 reg = readl(ETH_SMI_REG);
/linux-master/arch/arm/mach-imx/
H A Dmmdc.c214 return readl(reg);

Completed in 342 milliseconds

1234567891011>>