Searched refs:pe (Results 101 - 125 of 163) sorted by relevance

1234567

/linux-master/scripts/genksyms/
H A Dparse.y35 remove_list(struct string_list **pb, struct string_list **pe)
37 struct string_list *b = *pb, *e = *pe;
/linux-master/fs/nfs_common/
H A Dnfsacl.c292 struct posix_acl_entry *pa, *pe, local
302 FOREACH_ACL_ENTRY(pa, acl, pe) {
/linux-master/drivers/scsi/aic94xx/
H A Daic94xx_sds.c928 struct asd_ctrla_phy_entry *pe = &ps->phy_ent[i]; local
932 if (*(u64 *)pe->sas_addr == 0) {
937 memcpy(asd_ha->hw_prof.phy_desc[i].sas_addr, pe->sas_addr,
940 (pe->sas_link_rates & 0xF0) >> 4;
942 (pe->sas_link_rates & 0x0F);
944 (pe->sata_link_rates & 0xF0) >> 4;
946 (pe->sata_link_rates & 0x0F);
947 asd_ha->hw_prof.phy_desc[i].flags = pe->flags;
/linux-master/drivers/parisc/
H A Deisa.c440 char *pe; local
442 val = (int) simple_strtoul(cur, &pe, 0);
/linux-master/drivers/pci/hotplug/
H A Dpnv_php.c768 struct eeh_pe *pe; local
809 pe = edev ? edev->pe : NULL;
810 if (pe) {
812 eeh_pe_mark_isolated(pe);
814 eeh_pe_set_option(pe, EEH_OPT_FREEZE_PE);
/linux-master/drivers/gpu/drm/nouveau/nvkm/engine/disp/
H A Ddp.c181 ior->func->dp->drive(ior, i, ocfg.pc, ocfg.dc, ocfg.pe, ocfg.tx_pu);
473 nvkm_dp_drive(struct nvkm_outp *outp, u8 lanes, u8 pe[4], u8 vs[4]) argument
477 .stat[4] = (pe[0] << 2) | (vs[0] << 0) |
478 (pe[1] << 6) | (vs[1] << 4),
479 .stat[5] = (pe[2] << 2) | (vs[2] << 0) |
480 (pe[3] << 6) | (vs[3] << 4),
H A Dg94.c64 g94_sor_dp_drive(struct nvkm_ior *sor, int ln, int pc, int dc, int pe, int pu) argument
78 nvkm_wr32(device, 0x61c120 + loff, data[1] | (pe << shift));
H A Dior.h86 int dc, int pe, int tx_pu);
/linux-master/drivers/iommu/intel/
H A Dpasid.c179 struct pasid_entry *pe; local
181 pe = intel_pasid_get_entry(dev, pasid);
182 if (WARN_ON(!pe))
185 if (fault_ignore && pasid_pte_is_present(pe))
186 pasid_clear_entry_with_fpd(pe);
188 pasid_clear_entry(pe);
/linux-master/drivers/gpu/drm/radeon/
H A Dradeon_asic.h625 uint64_t pe, uint64_t src,
629 uint64_t pe,
634 uint64_t pe,
731 uint64_t pe, uint64_t src,
735 uint64_t pe,
740 uint64_t pe,
833 uint64_t pe, uint64_t src,
837 uint64_t pe,
842 uint64_t pe,
H A Dradeon_vm.c351 * @pe: addr of the page entry
352 * @addr: dst addr to write into pe
362 uint64_t pe,
366 trace_radeon_vm_set_page(pe, addr, count, incr, flags);
370 radeon_asic_vm_copy_pages(rdev, ib, pe, src, count);
373 radeon_asic_vm_write_pages(rdev, ib, pe, addr,
377 radeon_asic_vm_set_pages(rdev, ib, pe, addr,
360 radeon_vm_set_pages(struct radeon_device *rdev, struct radeon_ib *ib, uint64_t pe, uint64_t addr, unsigned count, uint32_t incr, uint32_t flags) argument
/linux-master/drivers/gpu/drm/amd/amdgpu/
H A Dsdma_v4_4_2.c1071 * @pe: addr of the page entry
1078 uint64_t pe, uint64_t src,
1089 ib->ptr[ib->length_dw++] = lower_32_bits(pe);
1090 ib->ptr[ib->length_dw++] = upper_32_bits(pe);
1098 * @pe: addr of the page entry
1099 * @value: dst addr to write into pe
1105 static void sdma_v4_4_2_vm_write_pte(struct amdgpu_ib *ib, uint64_t pe, argument
1113 ib->ptr[ib->length_dw++] = lower_32_bits(pe);
1114 ib->ptr[ib->length_dw++] = upper_32_bits(pe);
1127 * @pe
1077 sdma_v4_4_2_vm_copy_pte(struct amdgpu_ib *ib, uint64_t pe, uint64_t src, unsigned count) argument
1135 sdma_v4_4_2_vm_set_pte_pde(struct amdgpu_ib *ib, uint64_t pe, uint64_t addr, unsigned count, uint32_t incr, uint64_t flags) argument
[all...]
H A Dsdma_v5_0.c1138 * @pe: addr of the page entry
1145 uint64_t pe, uint64_t src,
1156 ib->ptr[ib->length_dw++] = lower_32_bits(pe);
1157 ib->ptr[ib->length_dw++] = upper_32_bits(pe);
1165 * @pe: addr of the page entry
1166 * @value: dst addr to write into pe
1172 static void sdma_v5_0_vm_write_pte(struct amdgpu_ib *ib, uint64_t pe, argument
1180 ib->ptr[ib->length_dw++] = lower_32_bits(pe);
1181 ib->ptr[ib->length_dw++] = upper_32_bits(pe);
1194 * @pe
1144 sdma_v5_0_vm_copy_pte(struct amdgpu_ib *ib, uint64_t pe, uint64_t src, unsigned count) argument
1202 sdma_v5_0_vm_set_pte_pde(struct amdgpu_ib *ib, uint64_t pe, uint64_t addr, unsigned count, uint32_t incr, uint64_t flags) argument
[all...]
H A Dsdma_v5_2.c977 * @pe: addr of the page entry
984 uint64_t pe, uint64_t src,
995 ib->ptr[ib->length_dw++] = lower_32_bits(pe);
996 ib->ptr[ib->length_dw++] = upper_32_bits(pe);
1004 * @pe: addr of the page entry
1005 * @value: dst addr to write into pe
1011 static void sdma_v5_2_vm_write_pte(struct amdgpu_ib *ib, uint64_t pe, argument
1019 ib->ptr[ib->length_dw++] = lower_32_bits(pe);
1020 ib->ptr[ib->length_dw++] = upper_32_bits(pe);
1033 * @pe
983 sdma_v5_2_vm_copy_pte(struct amdgpu_ib *ib, uint64_t pe, uint64_t src, unsigned count) argument
1041 sdma_v5_2_vm_set_pte_pde(struct amdgpu_ib *ib, uint64_t pe, uint64_t addr, unsigned count, uint32_t incr, uint64_t flags) argument
[all...]
H A Dsdma_v6_0.c999 * @pe: addr of the page entry
1006 uint64_t pe, uint64_t src,
1017 ib->ptr[ib->length_dw++] = lower_32_bits(pe);
1018 ib->ptr[ib->length_dw++] = upper_32_bits(pe);
1026 * @pe: addr of the page entry
1027 * @value: dst addr to write into pe
1033 static void sdma_v6_0_vm_write_pte(struct amdgpu_ib *ib, uint64_t pe, argument
1041 ib->ptr[ib->length_dw++] = lower_32_bits(pe);
1042 ib->ptr[ib->length_dw++] = upper_32_bits(pe);
1055 * @pe
1005 sdma_v6_0_vm_copy_pte(struct amdgpu_ib *ib, uint64_t pe, uint64_t src, unsigned count) argument
1063 sdma_v6_0_vm_set_pte_pde(struct amdgpu_ib *ib, uint64_t pe, uint64_t addr, unsigned count, uint32_t incr, uint64_t flags) argument
[all...]
H A Dsdma_v4_0.c1533 * @pe: addr of the page entry
1540 uint64_t pe, uint64_t src,
1551 ib->ptr[ib->length_dw++] = lower_32_bits(pe);
1552 ib->ptr[ib->length_dw++] = upper_32_bits(pe);
1560 * @pe: addr of the page entry
1561 * @value: dst addr to write into pe
1567 static void sdma_v4_0_vm_write_pte(struct amdgpu_ib *ib, uint64_t pe, argument
1575 ib->ptr[ib->length_dw++] = lower_32_bits(pe);
1576 ib->ptr[ib->length_dw++] = upper_32_bits(pe);
1589 * @pe
1539 sdma_v4_0_vm_copy_pte(struct amdgpu_ib *ib, uint64_t pe, uint64_t src, unsigned count) argument
1597 sdma_v4_0_vm_set_pte_pde(struct amdgpu_ib *ib, uint64_t pe, uint64_t addr, unsigned count, uint32_t incr, uint64_t flags) argument
[all...]
/linux-master/drivers/gpu/drm/tegra/
H A Ddp.c469 unsigned int lanes = link->lanes, *vs, *pe, *pc, i; local
481 pe = request->pre_emphasis;
487 DP_TRAIN_PRE_EMPHASIS_LEVEL(pe[i]);
/linux-master/drivers/gpu/drm/nouveau/
H A Dnouveau_dp.c385 u8 pe[4], vs[4]; local
391 pe[i] = drm_dp_get_adjust_request_pre_emphasis(stat, i) >>
397 ret = nvif_outp_dp_drive(&outp->outp, outp->dp.lt.nr, pe, vs);
/linux-master/drivers/misc/cxl/
H A Dapi.c272 pr_devel("%s: pe: %i\n", __func__, ctx->pe);
421 name = kasprintf(GFP_KERNEL, "cxl:%d", ctx->pe);
/linux-master/fs/f2fs/
H A Dacl.c311 struct posix_acl_entry *pa, *pe; local
318 FOREACH_ACL_ENTRY(pa, acl, pe) {
/linux-master/net/netfilter/ipvs/
H A Dip_vs_core.c238 p->pe = rcu_dereference(svc->pe);
239 if (p->pe && p->pe->fill_param)
240 return p->pe->fill_param(p, skb);
1241 struct ip_vs_pe *pe; local
1245 pe = rcu_dereference(svc->pe);
1246 if (pe && pe
[all...]
/linux-master/drivers/net/wireless/mediatek/mt76/mt7996/
H A Dmcu.c1428 struct ieee80211_eht_cap_elem_fixed *pe = &pc->eht_cap_elem; local
1432 EHT_PHY(CAP0_SU_BEAMFORMEE, pe->phy_cap_info[0]);
1435 EHT_PHY(CAP0_SU_BEAMFORMER, pe->phy_cap_info[0]);
1439 struct ieee80211_he_cap_elem *pe = &sta->deflink.he_cap.he_cap_elem; local
1443 HE_PHY(CAP3_SU_BEAMFORMER, pe->phy_cap_info[3]);
1446 HE_PHY(CAP4_SU_BEAMFORMEE, pe->phy_cap_info[4]);
1539 struct ieee80211_he_cap_elem *pe = &pc->he_cap_elem; local
1552 pe->phy_cap_info[6]);
1554 pe->phy_cap_info[6]);
1558 pe
1599 struct ieee80211_eht_cap_elem_fixed *pe = &pc->eht_cap_elem; local
1742 struct ieee80211_he_cap_elem *pe = &sta->deflink.he_cap.he_cap_elem; local
[all...]
/linux-master/arch/powerpc/kernel/
H A Deeh_cache.c173 if (!edev->pe) {
/linux-master/drivers/gpu/drm/nouveau/include/nvif/
H A Dif0012.h252 __u8 pe[4]; member in struct:nvif_outp_dp_drive_args::nvif_outp_dp_drive_v0
/linux-master/drivers/gpu/drm/msm/disp/dpu1/
H A Ddpu_hw_util.h235 * @pe: Pixel extension settings
270 struct dpu_drm_pix_ext_v1 pe; member in struct:dpu_drm_scaler_v2

Completed in 500 milliseconds

1234567