Searched refs:display (Results 201 - 225 of 340) sorted by relevance

1234567891011>>

/linux-master/drivers/gpu/drm/nouveau/include/nvif/
H A Dif0012.h5 #include <drm/display/drm_dp.h>
/linux-master/drivers/gpu/drm/amd/pm/powerplay/hwmgr/
H A Dsmu10_hwmgr.h109 uint32_t display : 1; member in struct:pp_disable_nbpslo_flags::__anon485::__anon486
/linux-master/drivers/gpu/drm/msm/disp/dpu1/
H A Ddpu_hw_dsc.c8 #include <drm/display/drm_dsc_helper.h>
/linux-master/drivers/gpu/drm/nouveau/
H A Dnouveau_drv.h278 struct nouveau_display *display; member in struct:nouveau_drm
/linux-master/drivers/gpu/drm/display/
H A Ddrm_dp_dual_mode_helper.c30 #include <drm/display/drm_dp_dual_mode_helper.h>
H A Ddrm_dsc_helper.c15 #include <drm/display/drm_dp_helper.h>
16 #include <drm/display/drm_dsc_helper.h>
25 * display interfaces can support high resolutions at higher frames rates uisng
30 * MIPI display interfaces.
/linux-master/drivers/gpu/drm/i915/display/
H A Dintel_dpio_phy.c39 * VLV, CHV and BXT have slightly peculiar display PHYs for driving DP/HDMI
40 * ports. DPIO is the name given to such a display PHY. These PHYs
47 * Each display PHY is made up of one or two channels. Each channel
54 * controlled through some dedicated signals from the display
67 * controlled from the display controller side. No DPIO registers
407 dev_priv->display.state.bxt_phy_grc = bxt_get_grc(dev_priv, phy);
461 dev_priv->display.state.bxt_phy_grc = val;
495 lockdep_assert_held(&dev_priv->display.power.domains.lock);
578 u32 grc_code = dev_priv->display.state.bxt_phy_grc;
H A Dintel_display_core.h80 /* functions used for watermark calcs for display. */
292 const struct intel_display_funcs *display; member in struct:intel_display::__anon558
300 /* irq display functions */
303 /* pm display functions */
306 /* fdi display functions */
500 /* restore state for suspend/resume and display reset */
H A Dicl_dsi.c28 #include <drm/display/drm_dsc_helper.h>
577 /* shadow register inside display core */
582 /* shadow register inside display core */
587 /* shadow register inside display core */
606 mutex_lock(&dev_priv->display.dpll.lock);
612 mutex_unlock(&dev_priv->display.dpll.lock);
622 mutex_lock(&dev_priv->display.dpll.lock);
628 mutex_unlock(&dev_priv->display.dpll.lock);
658 mutex_lock(&dev_priv->display.dpll.lock);
674 mutex_unlock(&dev_priv->display
[all...]
H A Dintel_display_debugfs.c48 spin_lock(&dev_priv->display.fb_tracking.lock);
51 dev_priv->display.fb_tracking.busy_bits);
54 dev_priv->display.fb_tracking.flip_bits);
56 spin_unlock(&dev_priv->display.fb_tracking.lock);
97 fbdev_fb = intel_fbdev_framebuffer(dev_priv->display.fbdev.fbdev);
648 dev_priv->display.dpll.ref_clks.nssc,
649 dev_priv->display.dpll.ref_clks.ssc);
H A Dintel_display_types.h34 #include <drm/display/drm_dp_dual_mode_helper.h>
35 #include <drm/display/drm_dp_mst_helper.h>
36 #include <drm/display/drm_dp_tunnel.h>
37 #include <drm/display/drm_dsc.h>
213 * state. This must be called _after_ display->get_pipe_config has
736 /* Plane state to display black pixels when pxp is borked */
2164 (&to_i915(p)->display)
H A Dintel_ddi.c31 #include <drm/display/drm_scdc_helper.h>
634 struct intel_display *display = to_intel_display(crtc_state); local
665 if (intel_has_quirk(display, QUIRK_INCREASE_DDI_DISABLED_TIME) &&
667 drm_dbg_kms(display->drm, "Quirk Increase DDI disabled time\n");
1482 mutex_lock(&i915->display.dpll.lock);
1492 mutex_unlock(&i915->display.dpll.lock);
1498 mutex_lock(&i915->display.dpll.lock);
1502 mutex_unlock(&i915->display.dpll.lock);
1777 mutex_lock(&i915->display.dpll.lock);
1782 mutex_unlock(&i915->display
[all...]
H A Dintel_lspcon.c26 #include <drm/display/drm_dp_dual_mode_helper.h>
27 #include <drm/display/drm_hdmi_helper.h>
H A Dintel_dp_aux_backlight.c149 if (i915->display.params.enable_dpcd_backlight != INTEL_DP_AUX_BACKLIGHT_FORCE_INTEL &&
492 switch (i915->display.params.enable_dpcd_backlight) {
/linux-master/drivers/gpu/drm/xe/compat-i915-headers/
H A Di915_drv.h9 * "Adaptation header" to allow i915 display to also build for xe driver.
99 #define IS_DISPLAY_STEP(xe, first, last) ({u8 __step = (xe)->info.step.display; first <= __step && __step <= last; })
/linux-master/drivers/gpu/drm/xe/
H A Dxe_device_types.h274 /** @info.enable_display: display enabled */
376 /** @unordered_wq: used to serialize unordered work, mostly display */
466 * Any fields below this point are the ones used by display.
471 struct intel_display display; member in struct:xe_device
/linux-master/drivers/gpu/drm/amd/display/dc/
H A Ddm_services.h184 * input: clk_type - display clk / sclk / mem clk
247 (struct dc_context *ctx, enum dm_acpi_display_type display,
/linux-master/drivers/gpu/drm/amd/display/dc/link/protocols/
H A Dlink_dpcd.c34 #include <drm/display/drm_dp_helper.h>
/linux-master/drivers/gpu/drm/
H A Ddrm_modes.c65 * drm_mode_create - create a new display mode
525 * drm_analog_tv_mode - create a display mode for an analog TV
618 * The display mode object is allocated with drm_mode_create(). Returns NULL
843 * The display mode object is allocated with drm_mode_create(). Returns NULL
1048 * The display mode object is allocated with drm_mode_create(). Returns NULL
1067 * Fills out @dmode using the display mode specified in @vm.
1108 * Fills out @vm using the display mode specified in @dmode.
1180 * @index: index into the list of display timings in devicetree
1204 pr_debug("%pOF: got %dx%d display mode: " DRM_MODE_FMT "\n",
1218 * are read and set on the display mod
2707 drm_mode_is_420_only(const struct drm_display_info *display, const struct drm_display_mode *mode) argument
2727 drm_mode_is_420_also(const struct drm_display_info *display, const struct drm_display_mode *mode) argument
2746 drm_mode_is_420(const struct drm_display_info *display, const struct drm_display_mode *mode) argument
[all...]
/linux-master/drivers/video/fbdev/
H A Dsh_mobile_lcdcfb.c147 * struct sh_mobile_lcdc_overlay - LCDC display overlay
724 const struct fb_videomode *mode = &ch->display.mode;
975 /* Enable the display output. */
1762 if (fb_mode_is_equal(&ch->display.mode, &mode))
1767 fb_videomode_to_var(&var, &ch->display.mode);
1768 var.width = ch->display.width;
1769 var.height = ch->display.height;
2098 var->width = ch->display.width;
2099 var->height = ch->display.height;
2471 ch->display
[all...]
/linux-master/drivers/media/pci/ivtv/
H A Divtv-yuv.c229 /* Set the display width */
233 /* Set the display position */
688 /* If there's nothing to safe to display, we may as well stop now */
771 /* Check again. If there's nothing to safe to display, stop now */
821 /* Calculate the display window coordinates. Exit if nothing left */
941 int draw, display; local
948 display = atomic_read(&yi->next_dma_frame);
950 if (display > draw)
951 display -= IVTV_YUV_BUFFERS;
953 if (draw - display >
[all...]
/linux-master/drivers/gpu/drm/vc4/
H A Dvc4_hdmi.c34 #include <drm/display/drm_hdmi_helper.h>
35 #include <drm/display/drm_scdc_helper.h>
134 struct drm_display_info *display = &vc4_hdmi->connector.display_info; local
138 if (!display->is_hdmi)
141 if (!display->hdmi.scdc.supported ||
142 !display->hdmi.scdc.scrambling.supported)
161 struct drm_display_info *display = &vc4_hdmi->connector.display_info; local
168 return !display->is_hdmi ||
1846 struct drm_display_info *display = &vc4_hdmi->connector.display_info; local
1871 if (display
2374 struct drm_display_info *display = &vc4_hdmi->connector.display_info; local
[all...]
/linux-master/drivers/gpu/drm/sun4i/
H A Dsun8i_hdmi_phy.c143 const struct drm_display_info *display,
229 const struct drm_display_info *display,
142 sun8i_a83t_hdmi_phy_config(struct dw_hdmi *hdmi, void *data, const struct drm_display_info *display, const struct drm_display_mode *mode) argument
228 sun8i_h3_hdmi_phy_config(struct dw_hdmi *hdmi, void *data, const struct drm_display_info *display, const struct drm_display_mode *mode) argument
/linux-master/drivers/gpu/drm/bridge/
H A Dparade-ps8640.c16 #include <drm/display/drm_dp_aux_bus.h>
17 #include <drm/display/drm_dp_helper.h>
455 * intended for factory programming of the display module default
456 * parameters. Once the display module is configured, the MCS shall be
458 * ignored by the display interface.
/linux-master/drivers/gpu/drm/tegra/
H A Ddpaux.c21 #include <drm/display/drm_dp_helper.h>
22 #include <drm/display/drm_dp_aux_bus.h>

Completed in 658 milliseconds

1234567891011>>