Searched refs:LR (Results 26 - 50 of 89) sorted by relevance

1234

/freebsd-11.0-release/contrib/byacc/package/
H A Dmingw-byacc.spec17 specification from a file and generates an LR(1) parser for it. The
/freebsd-11.0-release/sys/cddl/dev/dtrace/arm/
H A Ddtrace_isa.c85 state.registers[LR] = (uint32_t)__builtin_return_address(0);
154 state.registers[LR] = (uint32_t)__builtin_return_address(0);
/freebsd-11.0-release/sys/arm/arm/
H A Dunwind.c332 state->registers[FP], state->registers[SP], state->registers[LR],
373 state->registers[PC] = state->registers[LR];
/freebsd-11.0-release/contrib/llvm/lib/CodeGen/
H A DExecutionDepsFix.cpp652 const LiveReg &LR = LiveRegs[rx]; local
654 if (!LR.Value->getCommonDomains(available)) {
662 if (LR.Def < i->Def) {
664 Regs.insert(i, LR);
668 Regs.push_back(LR);
H A DLiveDebugVariables.cpp227 /// @param LR Restrict liveness to where LR has the value VNI. May be null.
228 /// @param VNI When LR is not null, this is the value to restrict to.
233 LiveRange *LR, const VNInfo *VNI,
539 void UserValue::extendDef(SlotIndex Idx, unsigned LocNo, LiveRange *LR, argument
550 if (LR && VNI) {
551 LiveInterval::Segment *Segment = LR->getSegmentContaining(Start);
694 LiveRange *LR = &LIS.getRegUnit(Unit); local
695 const VNInfo *VNI = LR->getVNInfoAt(Idx);
697 extendDef(Idx, LocNo, LR, VN
[all...]
H A DSplitKit.cpp846 LiveRange &LR = LIS.getInterval(Edit->get(RegIdx)); local
852 LR.addSegment(LiveInterval::Segment(Start, End, VNI));
876 VNInfo *VNI = LR.extendInBlock(BlockStart, std::min(BlockEnd, End));
896 VNInfo *VNI = LR.extendInBlock(BlockStart, std::min(BlockEnd, End));
904 LRC.addLiveInBlock(LR, MDT[&*MBB], End);
907 LRC.addLiveInBlock(LR, MDT[&*MBB]);
932 LiveRange &LR = LIS.getInterval(Edit->get(RegIdx)); local
944 LRC.extend(LR, End);
/freebsd-11.0-release/contrib/llvm/lib/Target/ARM/
H A DARMFrameLowering.cpp371 case ARM::LR:
573 case ARM::LR:
913 // Add the callee-saved register as live-in unless it's LR and
914 // @llvm.returnaddress is called. If LR is returned for
918 if (Reg == ARM::LR) {
1000 if (Reg == ARM::LR && !isTailCall && !isVarArg && !isInterrupt &&
1035 // If we adjusted the reg to PC from LR above, switch it back here. We
1038 Regs[0] = ARM::LR;
1509 // Spill LR if Thumb1 function uses variable length argument lists.
1511 SavedRegs.set(ARM::LR);
[all...]
H A DThumb1FrameLowering.cpp163 case ARM::LR:
227 case ARM::LR:
409 // LR cannot be encoded with Thumb1, i.e., it requires a special fix-up.
411 if (CSI.getReg() == ARM::LR)
428 // LR in the PC.
432 // and copy that value into LR.
502 GPRsNoLRSP.reset(ARM::LR);
523 assert((PopReg || TemporaryReg) && "Cannot get LR");
555 assert(PopReg && "Do not know how to get LR");
562 .addReg(ARM::LR, RegStat
[all...]
H A DARMBaseRegisterInfo.h39 case LR: case SP: case PC:
H A DARMAsmPrinter.cpp1290 .addReg(ARM::LR)
1335 .addReg(ARM::LR)
1355 .addReg(ARM::LR)
/freebsd-11.0-release/contrib/llvm/include/llvm/ADT/
H A DImmutableSet.h500 TreeTy *LR = getRight(L); local
502 if (getHeight(LL) >= getHeight(LR))
503 return createNode(LL, L, createNode(LR,V,R));
505 assert(!isEmpty(LR) && "LR cannot be empty because it has a height >= 1");
507 TreeTy *LRL = getLeft(LR);
508 TreeTy *LRR = getRight(LR);
510 return createNode(createNode(LL,L,LRL), LR, createNode(LRR,V,R));
/freebsd-11.0-release/contrib/llvm/lib/Target/AArch64/MCTargetDesc/
H A DAArch64MCTargetDesc.cpp53 InitAArch64MCRegisterInfo(X, AArch64::LR);
H A DAArch64AsmBackend.cpp266 /// saved. The return remains in LR throughout the function.
276 /// \brief This is a standard arm64 prologue where FP/LR are immediately
279 /// in a contiguous ranger right below the saved FP/LR pair. Any subset of the
355 assert(LRReg == AArch64::LR && FPReg == AArch64::FP &&
/freebsd-11.0-release/sys/cddl/dev/fbt/arm/
H A Dfbt_isa.c123 * check if insn is a pushm with LR
126 (*instr & (1 << LR)) == 0)
/freebsd-11.0-release/contrib/llvm/lib/Target/ARM/MCTargetDesc/
H A DARMMCTargetDesc.cpp108 case ARM::LR:
121 Info = "use of LR and PC simultaneously in the list is deprecated";
182 InitARMMCRegisterInfo(X, ARM::LR, 0, 0, ARM::PC);
/freebsd-11.0-release/contrib/llvm/lib/Target/XCore/
H A DXCoreRegisterInfo.cpp45 : XCoreGenRegisterInfo(XCore::LR) {
213 // The callee saved registers LR & FP are explicitly handled during
238 Reserved.set(XCore::LR);
/freebsd-11.0-release/contrib/llvm/lib/Target/PowerPC/MCTargetDesc/
H A DPPCMCTargetDesc.cpp58 unsigned RA = isPPC64 ? PPC::LR8 : PPC::LR;
/freebsd-11.0-release/contrib/llvm/lib/Target/PowerPC/
H A DPPCFrameLowering.cpp408 /// MustSaveLR - Return true if this function requires that we save the LR
411 static bool MustSaveLR(const MachineFunction &MF, unsigned LR) { argument
414 // We need a save/restore of LR if there is any def of LR (which is
416 // some use of the LR stack slot (e.g. for builtin_return_address).
417 // (LR comes in 32 and 64 bit versions.)
418 MachineRegisterInfo::def_iterator RI = MF.getRegInfo().def_begin(LR);
447 unsigned LR = RegInfo->getRARegister(); local
455 !MustSaveLR(MF, LR) &&
662 // We need a scratch register for spilling LR an
1358 unsigned LR = RegInfo->getRARegister(); local
[all...]
/freebsd-11.0-release/contrib/llvm/lib/Target/AArch64/
H A DAArch64RegisterInfo.cpp39 : AArch64GenRegisterInfo(AArch64::LR), TT(TT) {}
274 // FP, LR, X19-X28, D8-D15. 64-bits each.
/freebsd-11.0-release/contrib/llvm/lib/Target/Hexagon/
H A DHexagonExpandCondsets.cpp1175 LiveRange::Segment &LR = *I; local
1177 if (!LR.start.isRegister())
1180 if (!LR.end.isRegister() && !LR.end.isDead())
/freebsd-11.0-release/contrib/llvm/lib/Target/SystemZ/
H A DSystemZInstrInfo.cpp133 DestReg, SrcReg, SystemZ::LR, 32,
166 // taken from the low end of SrcReg (8 for LLCR, 16 for LLHR and 32 for LR).
503 case SystemZ::LR: return SystemZ::LOCR;
565 emitGRX32Move(MBB, MBBI, DL, DestReg, SrcReg, SystemZ::LR, 32, KillSrc);
1189 case SystemZ::LR: return SystemZ::LTR;
H A DSystemZElimCompare.cpp109 case SystemZ::LR:
/freebsd-11.0-release/usr.sbin/bsdconfig/dot/
H A Ddot319 printf '\trankdir = LR;\t\t// create ranks left-to-right\n'
328 # a bug that causes a crash when rankdir = LR and concentrate = true
/freebsd-11.0-release/contrib/gcc/config/rs6000/
H A Ddarwin-world.asm162 /* eh_rest_world_r10 is jumped to, not called, so no need to worry about LR.
/freebsd-11.0-release/contrib/llvm/lib/TableGen/
H A DTGParser.cpp1935 for (LetRecord &LR : LetInfo)
1936 if (SetValue(CurRec, LR.Loc, LR.Name, LR.Bits, LR.Value))

Completed in 145 milliseconds

1234