Searched refs:funcs (Results 1 - 25 of 1048) sorted by last modified time

1234567891011>>

/linux-master/kernel/trace/
H A Dtrace_events.c2694 if (call->event.funcs)
3638 /* hash funcs only work with set_ftrace_filter */
/linux-master/drivers/gpu/drm/vmwgfx/
H A Dvmwgfx_bo.c37 WARN_ON(vbo->tbo.base.funcs &&
/linux-master/drivers/gpu/drm/ttm/
H A Dttm_tt.c98 bo->ttm = bdev->funcs->ttm_tt_create(bo, page_flags);
144 bdev->funcs->ttm_tt_destroy(bdev, ttm);
340 if (bdev->funcs->ttm_tt_populate)
341 ret = bdev->funcs->ttm_tt_populate(bdev, ttm, ctx);
374 if (bdev->funcs->ttm_tt_unpopulate)
375 bdev->funcs->ttm_tt_unpopulate(bdev, ttm);
/linux-master/drivers/gpu/drm/amd/display/dc/resource/dcn20/
H A Ddcn20_resource.c1113 pool->base.ipps[i]->funcs->ipp_destroy(&pool->base.ipps[i]);
1140 pool->base.opps[i]->funcs->opp_destroy(&pool->base.opps[i]);
1257 else if (hws->funcs.is_dp_dig_pixel_rate_div_policy) {
1258 if (hws->funcs.is_dp_dig_pixel_rate_div_policy(pipe_ctx))
1277 pipe_ctx->clock_source->funcs->get_pix_clk_dividers(
1690 if (!pipe_ctx->stream_res.dsc->funcs->dsc_validate_stream(pipe_ctx->stream_res.dsc, &dsc_cfg))
2041 pipe_cnt = dc->res_pool->funcs->populate_dml_pipes(dc, context, pipes, fast_validate);
2192 return dc->res_pool->hubbub->funcs->get_dcc_compression_cap(
2423 pool->base.funcs = &dcn20_res_pool_funcs;
2743 dc->hwseq->funcs
[all...]
/linux-master/drivers/gpu/drm/amd/display/dc/dml/dcn31/
H A Ddcn31_fpu.c514 dc->res_pool->funcs->update_soc_for_wm_a(dc, context);
/linux-master/drivers/gpu/drm/amd/display/dc/dcn31/
H A Ddcn31_hpo_dp_link_encoder.c501 result = bp->funcs->transmitter_control(bp, cntl);
621 enc31->base.funcs = &dcn31_hpo_dp_link_encoder_funcs;
/linux-master/drivers/gpu/drm/amd/display/dc/core/
H A Ddc.c197 connectors_num = bios->funcs->get_connectors_number(bios);
328 if (!link_enc && dc->res_pool->funcs->link_enc_create_minimal) {
329 link_enc = dc->res_pool->funcs->link_enc_create_minimal(dc->ctx,
371 link_enc->funcs->destroy(&link_enc);
468 if (pipe->stream_res.tg->funcs->get_last_used_drr_vtotal) {
469 pipe->stream_res.tg->funcs->get_last_used_drr_vtotal(pipe->stream_res.tg, refresh_rate);
538 dmcu->funcs->stop_crc_win_update(dmcu, mux_mapping);
540 dmcu->funcs->forward_crc_window(dmcu, rect, mux_mapping);
574 else if (dmcu && dmcu->funcs->is_dmcu_initialized(dmcu))
646 if (tg->funcs
[all...]
/linux-master/drivers/gpu/drm/amd/display/dc/clk_mgr/dcn32/
H A Ddcn32_clk_mgr.c258 clk_mgr_base->funcs->get_memclk_states_from_smu(clk_mgr_base);
284 dccg->funcs->set_dtbclk_dto(clk_mgr->dccg, &dto_params);
285 //dccg->funcs->set_audio_dtbclk_dto(clk_mgr->dccg, &dto_params);
341 clk_mgr->dccg->funcs->update_dpp_dto(
380 if (!stream_enc->funcs->get_fifo_cal_average_level)
382 fifo_level = stream_enc->funcs->get_fifo_cal_average_level(
385 dccg->funcs->set_fifo_errdet_ovr_en(
389 dccg->funcs->otg_drop_pixel(
392 dccg->funcs->set_fifo_errdet_ovr_en(
434 if (!stream_enc->funcs
[all...]
/linux-master/drivers/gpu/drm/amd/display/dc/clk_mgr/dcn315/
H A Ddcn315_clk_mgr.c78 if (link->link_enc && link->link_enc->funcs->is_dig_enabled &&
79 link->link_enc->funcs->is_dig_enabled(link->link_enc))
94 if (pipe->stream->link->link_enc && pipe->stream->link->link_enc->funcs->is_dig_enabled &&
95 pipe->stream->link->link_enc->funcs->is_dig_enabled(pipe->stream->link->link_enc))
116 pipe->stream_res.tg->funcs->immediate_disable_crtc(pipe->stream_res.tg);
119 pipe->stream_res.tg->funcs->enable_crtc(pipe->stream_res.tg);
612 clk_mgr->base.base.funcs = &dcn315_funcs;
/linux-master/drivers/gpu/drm/amd/display/dc/bios/
H A Dbios_parser2.c3592 bp->base.funcs = &vbios_funcs;
/linux-master/drivers/gpu/drm/amd/display/amdgpu_dm/
H A Damdgpu_dm_debugfs.c1227 if (pipe_ctx != NULL && pipe_ctx->stream_res.tg->funcs->get_odm_combine_segments)
1228 pipe_ctx->stream_res.tg->funcs->get_odm_combine_segments(pipe_ctx->stream_res.tg, &segments);
1506 dsc->funcs->dsc_read_state(dsc, &dsc_state);
1696 dsc->funcs->dsc_read_state(dsc, &dsc_state);
1884 dsc->funcs->dsc_read_state(dsc, &dsc_state);
2068 dsc->funcs->dsc_read_state(dsc, &dsc_state);
2247 dsc->funcs->dsc_read_state(dsc, &dsc_state);
2305 dsc->funcs->dsc_read_state(dsc, &dsc_state);
2378 dsc->funcs->dsc_read_state(dsc, &dsc_state);
2451 dsc->funcs
[all...]
H A Damdgpu_dm.c1246 dmcu->funcs->dmcu_init(dmcu);
1247 abm->dmcu_is_running = dmcu->funcs->is_dmcu_initialized(dmcu);
2205 create_params.funcs.reg_read = amdgpu_dm_dmub_reg_read;
2206 create_params.funcs.reg_write = amdgpu_dm_dmub_reg_write;
3114 .funcs = &amdgpu_dm_funcs,
4011 if (obj->funcs == dm->atomic_obj.funcs)
4065 adev_to_drm(adev)->mode_config.funcs = (void *)&amdgpu_dm_mode_funcs;
4975 if (adev->mode_info.funcs == NULL)
4976 adev->mode_info.funcs
[all...]
/linux-master/arch/x86/net/
H A Dbpf_jit_comp.c3138 int arch_prepare_bpf_dispatcher(void *image, void *buf, s64 *funcs, int num_funcs) argument
3142 sort(funcs, num_funcs, sizeof(funcs[0]), cmp_ips, NULL);
3143 return emit_bpf_dispatcher(&prog, 0, num_funcs - 1, funcs, image, buf);
/linux-master/drivers/pinctrl/meson/
H A Dpinctrl-meson-a1.c910 .funcs = meson_a1_periphs_functions,
/linux-master/drivers/pinctrl/mediatek/
H A Dpinctrl-paris.c372 const struct mtk_func_desc *func = pin->funcs;
392 const struct mtk_func_desc *func = pin->funcs;
/linux-master/drivers/gpu/drm/amd/pm/swsmu/smu13/
H A Dsmu_v13_0_6_ppt.c1504 irq_src->funcs = &smu_v13_0_6_irq_funcs;
/linux-master/drivers/gpu/drm/amd/amdgpu/
H A Dvpe_v6_1.c257 adev->nbio.funcs->vpe_doorbell_range(adev, i, ring->use_doorbell, ring->doorbell_index + i*4, 4);
395 vpe->funcs = &vpe_v6_1_funcs;
396 vpe->trap_irq.funcs = &vpe_v6_1_trap_irq_funcs;
H A Dsdma_v5_2.c201 amdgpu_ring_write(ring, ring->funcs->nop |
204 amdgpu_ring_write(ring, ring->funcs->nop);
291 amdgpu_ring_write(ring, (adev->nbio.funcs->get_hdp_flush_done_offset(adev)) << 2);
292 amdgpu_ring_write(ring, (adev->nbio.funcs->get_hdp_flush_req_offset(adev)) << 2);
556 adev->nbio.funcs->sdma_doorbell_range(adev, i, ring->use_doorbell,
1725 adev->sdma.instance[i].ring.funcs = &sdma_v5_2_ring_funcs;
1743 adev->sdma.trap_irq.funcs = &sdma_v5_2_trap_irq_funcs;
1744 adev->sdma.illegal_inst_irq.funcs = &sdma_v5_2_illegal_inst_irq_funcs;
1843 .funcs = &sdma_v5_2_ip_funcs,
H A Dsdma_v4_4_2.c296 amdgpu_ring_write(ring, ring->funcs->nop |
299 amdgpu_ring_write(ring, ring->funcs->nop);
375 adev->nbio.funcs->get_hdp_flush_done_offset(adev),
376 adev->nbio.funcs->get_hdp_flush_req_offset(adev),
1878 adev->sdma.instance[i].ring.funcs = &sdma_v4_4_2_ring_funcs;
1881 adev->sdma.instance[i].page.funcs =
1932 adev->sdma.trap_irq.funcs = &sdma_v4_4_2_trap_irq_funcs;
1933 adev->sdma.illegal_inst_irq.funcs = &sdma_v4_4_2_illegal_inst_irq_funcs;
1934 adev->sdma.ecc_irq.funcs = &sdma_v4_4_2_ecc_irq_funcs;
1935 adev->sdma.vm_hole_irq.funcs
[all...]
H A Dgfx_v9_0.c791 uint32_t eng_sel = ring->funcs->type == AMDGPU_RING_TYPE_GFX ? 4 : 0;
821 uint32_t eng_sel = ring->funcs->type == AMDGPU_RING_TYPE_GFX ? 4 : 0;
849 uint32_t eng_sel = ring->funcs->type == AMDGPU_RING_TYPE_GFX ? 4 : 0;
948 adev->smuio.funcs->get_die_id(adev));
2055 if (adev->gfx.rlc.funcs) {
2056 if (adev->gfx.rlc.funcs->init) {
2057 r = adev->gfx.rlc.funcs->init(adev);
2484 adev->gfx.rlc.funcs->get_csb_buffer(adev, adev->gfx.rlc.cs_ptr);
2914 adev->gfx.rlc.funcs->stop(adev);
2950 adev->gfx.rlc.funcs
[all...]
H A Dgfx_v11_0.c167 switch (ring->funcs->type) {
209 uint32_t eng_sel = ring->funcs->type == AMDGPU_RING_TYPE_GFX ? 4 : 0;
241 uint32_t eng_sel = ring->funcs->type == AMDGPU_RING_TYPE_GFX ? 4 : 0;
352 if (ring->funcs->type == AMDGPU_RING_TYPE_KIQ) {
389 ring->funcs->type == AMDGPU_RING_TYPE_KIQ)
592 if (adev->gfx.imu.funcs && adev->gfx.imu.funcs->init_microcode) {
593 err = adev->gfx.imu.funcs->init_microcode(adev);
733 if (adev->gfx.rlc.funcs->update_spm_vmid)
734 adev->gfx.rlc.funcs
[all...]
H A Dgfx_v10_0.c3523 switch (ring->funcs->type) {
3562 uint32_t eng_sel = ring->funcs->type == AMDGPU_RING_TYPE_GFX ? 4 : 0;
3594 uint32_t eng_sel = ring->funcs->type == AMDGPU_RING_TYPE_GFX ? 4 : 0;
4567 if (adev->gfx.rlc.funcs) {
4568 if (adev->gfx.rlc.funcs->init) {
4569 r = adev->gfx.rlc.funcs->init(adev);
5045 adev->gfx.rlc.funcs->get_csb_buffer(adev, adev->gfx.rlc.cs_ptr);
5177 adev->gfx.rlc.funcs->stop(adev);
5201 adev->gfx.rlc.funcs->start(adev);
5751 adev->hdp.funcs
[all...]
H A Damdgpu_vpe.c451 amdgpu_ring_write(ring, ring->funcs->nop |
454 amdgpu_ring_write(ring, ring->funcs->nop);
897 adev->vpe.ring.funcs = &vpe_ring_funcs;
920 .funcs = &vpe_ip_funcs,
H A Damdgpu_umsch_mm.c238 r = adev->umsch_mm.funcs->add_queue(&adev->umsch_mm, &queue_input);
258 r = adev->umsch_mm.funcs->remove_queue(&adev->umsch_mm, &queue_input);
767 adev->umsch_mm.ring.funcs = &umsch_v4_0_ring_funcs;
888 .funcs = &umsch_mm_v4_0_ip_funcs,
H A Damdgpu_mes.c344 r = adev->mes.funcs->remove_hw_queue(&adev->mes,
503 r = adev->mes.funcs->suspend_gang(&adev->mes, &input);
532 r = adev->mes.funcs->resume_gang(&adev->mes, &input);
692 r = adev->mes.funcs->add_hw_queue(&adev->mes, &queue_input);
766 r = adev->mes.funcs->remove_hw_queue(&adev->mes, &queue_input);
790 queue_input.queue_type = ring->funcs->type;
797 r = adev->mes.funcs->unmap_legacy_queue(&adev->mes, &queue_input);
813 if (!adev->mes.funcs->misc_op) {
818 r = adev->mes.funcs->misc_op(&adev->mes, &op_input);
838 if (!adev->mes.funcs
[all...]

Completed in 483 milliseconds

1234567891011>>