Searched refs:writeq (Results 1 - 25 of 228) sorted by relevance

12345678910

/linux-master/drivers/net/ethernet/mellanox/mlxbf_gige/
H A Dmlxbf_gige_rx.c21 writeq(dmac, base + MLXBF_GIGE_RX_MAC_FILTER +
27 writeq(control, base + MLXBF_GIGE_CONTROL);
49 writeq(control, base + MLXBF_GIGE_CONTROL);
52 writeq(0, base + MLXBF_GIGE_RX_MAC_FILTER_DMAC_RANGE_START);
56 writeq(end_mac, base + MLXBF_GIGE_RX_MAC_FILTER_DMAC_RANGE_END);
67 writeq(control, base + MLXBF_GIGE_CONTROL);
116 writeq(priv->rx_wqe_base_dma, priv->base + MLXBF_GIGE_RX_WQ_BASE);
129 writeq(priv->rx_cqe_base_dma, priv->base + MLXBF_GIGE_RX_CQ_BASE);
132 writeq(priv->rx_q_entries, priv->base + MLXBF_GIGE_RX_WQE_PI);
137 writeq(dat
[all...]
H A Dmlxbf_gige_tx.c31 writeq(priv->tx_wqe_base_dma, priv->base + MLXBF_GIGE_TX_WQ_BASE);
43 writeq(priv->tx_cc_dma, priv->base + MLXBF_GIGE_TX_CI_UPDATE_ADDRESS);
45 writeq(ilog2(priv->tx_q_entries),
88 writeq(0, priv->base + MLXBF_GIGE_TX_WQ_BASE);
89 writeq(0, priv->base + MLXBF_GIGE_TX_CI_UPDATE_ADDRESS);
267 writeq(priv->tx_pi, priv->base + MLXBF_GIGE_TX_PRODUCER_INDEX);
/linux-master/drivers/fpga/
H A Ddfl-fme-error.c73 writeq(GENMASK_ULL(63, 0), base + PCIE0_ERROR_MASK);
77 writeq(v, base + PCIE0_ERROR);
81 writeq(0ULL, base + PCIE0_ERROR_MASK);
118 writeq(GENMASK_ULL(63, 0), base + PCIE1_ERROR_MASK);
122 writeq(v, base + PCIE1_ERROR);
126 writeq(0ULL, base + PCIE1_ERROR_MASK);
194 writeq(v, base + RAS_ERROR_INJECT);
232 writeq(GENMASK_ULL(63, 0), base + FME_ERROR_MASK);
236 writeq(v, base + FME_ERROR);
241 writeq(dfl_feature_revisio
[all...]
H A Ddfl-fme-mgr.c102 writeq(pr_error, fme_pr + FME_PR_ERR);
125 writeq(pr_ctrl, fme_pr + FME_PR_CTRL);
136 writeq(pr_ctrl, fme_pr + FME_PR_CTRL);
160 writeq(pr_ctrl, fme_pr + FME_PR_CTRL);
178 writeq(pr_ctrl, fme_pr + FME_PR_CTRL);
211 writeq(pr_data, fme_pr + FME_PR_DATA);
230 writeq(pr_ctrl, fme_pr + FME_PR_CTRL);
/linux-master/drivers/char/hw_random/
H A Dcavium-rng.c42 writeq(THUNDERX_RNM_RNG_EN | THUNDERX_RNM_ENT_EN,
51 writeq(0, rng->control_status);
72 writeq(0, rng->control_status);
/linux-master/drivers/net/ethernet/marvell/octeontx2/af/
H A Dptp.c134 writeq(500000000, ptp->reg_base + PTP_PPS_THRESH_HI);
258 writeq(timestamp, ptp->reg_base + PTP_NANO_TIMESTAMP);
259 writeq(0, ptp->reg_base + PTP_FRNS_TIMESTAMP);
260 writeq(timestamp / NSEC_PER_SEC,
265 writeq(nxt_rollover_set, ptp->reg_base + PTP_NXT_ROLLOVER_SET);
266 writeq(curr_rollover_set, ptp->reg_base + PTP_CURR_ROLLOVER_SET);
272 writeq(regval, ptp->reg_base + PTP_CLOCK_CFG);
301 writeq(delta, ptp->reg_base + PTP_NANO_TIMESTAMP);
302 writeq(0, ptp->reg_base + PTP_FRNS_TIMESTAMP);
308 writeq(regva
[all...]
/linux-master/sound/core/seq/oss/
H A Dseq_oss_ioctl.c84 if (! is_write_mode(dp->file_mode) || dp->writeq == NULL)
86 while (snd_seq_oss_writeq_sync(dp->writeq))
107 if (! is_write_mode(dp->file_mode) || dp->writeq == NULL)
109 return put_user(snd_seq_oss_writeq_get_free_size(dp->writeq), p) ? -EFAULT : 0;
154 if (val >= dp->writeq->maxlen)
155 val = dp->writeq->maxlen - 1;
156 snd_seq_oss_writeq_set_output(dp->writeq, val);
/linux-master/drivers/gpio/
H A Dgpio-mlxbf.c114 writeq(gs->csave_regs.scratchpad, gs->base + MLXBF_GPIO_SCRATCHPAD);
115 writeq(gs->csave_regs.pad_control[0],
117 writeq(gs->csave_regs.pad_control[1],
119 writeq(gs->csave_regs.pad_control[2],
121 writeq(gs->csave_regs.pad_control[3],
123 writeq(gs->csave_regs.pin_dir_i, gs->base + MLXBF_GPIO_PIN_DIR_I);
124 writeq(gs->csave_regs.pin_dir_o, gs->base + MLXBF_GPIO_PIN_DIR_O);
/linux-master/drivers/infiniband/hw/hfi1/
H A Dpio_copy.c38 writeq(pbc, dest);
51 writeq(*(u64 *)from, dest);
67 writeq(*(u64 *)from, dest);
86 writeq(*(u64 *)from, dest);
97 writeq(*(u64 *)from, dest);
110 writeq(val.val64, dest);
118 writeq(0, dest);
224 writeq(temp, dest);
233 writeq(carry.val64, dest);
245 writeq(pbu
[all...]
/linux-master/drivers/watchdog/
H A Dmarvell_gti_wdt.c90 writeq(GTI_CWD_INT_PENDING_STATUS(priv->wdt_timer_idx),
102 writeq(GTI_CWD_POKE_VAL,
119 writeq(GTI_CWD_INT_PENDING_STATUS(priv->wdt_timer_idx),
123 writeq(GTI_CWD_INT_ENA_SET_VAL(priv->wdt_timer_idx),
129 writeq(regval, priv->base + GTI_CWD_WDOG(priv->wdt_timer_idx));
140 writeq(GTI_CWD_INT_ENA_CLR_VAL(priv->wdt_timer_idx),
146 writeq(regval, priv->base + GTI_CWD_WDOG(priv->wdt_timer_idx));
182 writeq(regval, priv->base + GTI_CWD_WDOG(priv->wdt_timer_idx));
195 writeq(GTI_CWD_INT_ENA_CLR_VAL(priv->wdt_timer_idx),
/linux-master/drivers/net/ethernet/intel/idpf/
H A Didpf_mem.h17 #define wr64(a, reg, value) writeq((value), ((a)->hw_addr + (reg)))
/linux-master/drivers/net/ethernet/neterion/
H A Ds2io.c1138 writeq(val64, &bar0->tti_data1_mem);
1163 writeq(val64, &bar0->tti_data2_mem);
1168 writeq(val64, &bar0->tti_command_mem);
1213 writeq(val64, &bar0->sw_reset);
1220 writeq(val64, &bar0->sw_reset);
1242 writeq(RMAC_CFG_KEY(0x4C0D), &bar0->rmac_cfg_key);
1244 writeq(RMAC_CFG_KEY(0x4C0D), &bar0->rmac_cfg_key);
1254 writeq(vBIT(val64, 2, 14), &bar0->rmac_max_pyld_len);
1275 writeq(val64, &bar0->tx_fifo_partition_0);
1276 writeq(val6
[all...]
/linux-master/drivers/spi/
H A Dspi-cavium.c66 writeq(mpi_cfg.u64, p->register_base + OCTEON_SPI_CFG(p));
78 writeq(d, p->register_base + OCTEON_SPI_DAT0(p) + (8 * i));
85 writeq(mpi_tx.u64, p->register_base + OCTEON_SPI_TX(p));
102 writeq(d, p->register_base + OCTEON_SPI_DAT0(p) + (8 * i));
113 writeq(mpi_tx.u64, p->register_base + OCTEON_SPI_TX(p));
H A Dspi-altera-dfl.c56 writeq((reg >> 2) | INDIRECT_RD, base + INDIRECT_ADDR);
81 writeq(val, base + INDIRECT_WR_DATA);
82 writeq((reg >> 2) | INDIRECT_WR, base + INDIRECT_ADDR);
/linux-master/drivers/net/ethernet/cavium/liquidio/
H A Docteon_mailbox.c80 writeq(OCTEON_PFVFERR,
115 writeq(OCTEON_PFVFACK, mbox->mbox_read_reg);
172 writeq(mbox_cmd->msg.u64, mbox->mbox_write_reg);
184 writeq(mbox_cmd->data[i], mbox->mbox_write_reg);
193 writeq(OCTEON_PFVFSIG, mbox->mbox_read_reg);
306 writeq(OCTEON_PFVFSIG, mbox->mbox_read_reg);
316 writeq(OCTEON_PFVFSIG, mbox->mbox_read_reg);
325 writeq(OCTEON_PFVFSIG, mbox->mbox_read_reg);
341 writeq(OCTEON_PFVFSIG, mbox->mbox_read_reg);
371 writeq(OCTEON_PFVFSI
[all...]
/linux-master/drivers/mmc/host/
H A Dcavium.c212 writeq(emm_switch, host->base + MIO_EMM_SWITCH(host));
215 writeq(emm_switch, host->base + MIO_EMM_SWITCH(host));
247 writeq(timeout, slot->host->base + MIO_EMM_WDOG(slot->host));
267 writeq(wdog, slot->host->base + MIO_EMM_WDOG(host));
286 writeq(slot->cached_rca, host->base + MIO_EMM_RCA(host));
293 writeq(emm_sample, host->base + MIO_EMM_SAMPLE(host));
307 writeq((0x10000 | (dbuf << 6)), host->base + MIO_EMM_BUF_IDX(host));
396 writeq(BIT_ULL(16), host->dma_base + MIO_EMM_DMA_FIFO_CFG(host));
432 writeq(emm_dma, host->base + MIO_EMM_DMA(host));
449 writeq(emm_in
[all...]
H A Dcavium-thunderx.c33 writeq(val, host->base + MIO_EMM_INT(host));
34 writeq(val, host->base + MIO_EMM_INT_EN_SET(host));
123 writeq(127, host->base + MIO_EMM_INT_EN(host));
124 writeq(3, host->base + MIO_EMM_DMA_INT_ENA_W1C(host));
126 writeq(BIT_ULL(16), host->base + MIO_EMM_DMA_FIFO_CFG(host));
183 writeq(dma_cfg, host->dma_base + MIO_EMM_DMA_CFG(host));
/linux-master/drivers/net/ethernet/cisco/enic/
H A Dvnic_cq.c47 writeq(paddr, &cq->ctrl->ring_base);
58 writeq(cq_message_addr, &cq->ctrl->cq_message_addr);
/linux-master/drivers/scsi/fnic/
H A Dvnic_cq.c49 writeq(paddr, &cq->ctrl->ring_base);
60 writeq(cq_message_addr, &cq->ctrl->cq_message_addr);
/linux-master/drivers/scsi/snic/
H A Dvnic_cq.c42 writeq(paddr, &cq->ctrl->ring_base);
53 writeq(cq_message_addr, &cq->ctrl->cq_message_addr);
/linux-master/drivers/crypto/marvell/octeontx/
H A Dotx_cptpf_mbox.c78 writeq(mbx->data, cpt->reg_base + OTX_CPT_PF_VFX_MBOXX(vf, 1));
79 writeq(mbx->msg, cpt->reg_base + OTX_CPT_PF_VFX_MBOXX(vf, 0));
106 writeq(1ull << vf, cpt->reg_base + OTX_CPT_PF_MBOX_INTX(0));
120 writeq(pf_qx_ctl.u, cpt->reg_base + OTX_CPT_PF_QX_CTL(vf));
132 writeq(pf_qx_ctl.u, cpt->reg_base + OTX_CPT_PF_QX_CTL(vf));
162 writeq(pf_qx_ctl.u, cpt->reg_base + OTX_CPT_PF_QX_CTL(q));
/linux-master/drivers/net/ethernet/cavium/common/
H A Dcavium_ptp.c129 writeq(comp, clock->reg_base + PTP_CLOCK_COMP);
277 writeq(clock_cfg, clock->reg_base + PTP_CLOCK_CFG);
280 writeq(clock_comp, clock->reg_base + PTP_CLOCK_COMP);
294 writeq(clock_cfg, clock->reg_base + PTP_CLOCK_CFG);
323 writeq(clock_cfg, clock->reg_base + PTP_CLOCK_CFG);
/linux-master/include/linux/
H A Dio-64-nonatomic-hi-lo.h46 #ifndef writeq
47 #define writeq hi_lo_writeq macro
H A Dio-64-nonatomic-lo-hi.h46 #ifndef writeq
47 #define writeq lo_hi_writeq macro
/linux-master/drivers/edac/
H A Dthunderx_edac.c281 writeq(val, pdata->regs + _reg); \
315 writeq(val, lmc->regs + LMC_INT_W1S);
351 writeq(lmc->mask0, lmc->regs + LMC_CHAR_MASK0);
352 writeq(lmc->mask2, lmc->regs + LMC_CHAR_MASK2);
353 writeq(lmc->parity_test, lmc->regs + LMC_ECC_PARITY_TEST);
553 writeq(0, lmc->regs + LMC_CHAR_MASK0);
554 writeq(0, lmc->regs + LMC_CHAR_MASK2);
555 writeq(0x2, lmc->regs + LMC_ECC_PARITY_TEST);
568 writeq(ctx->reg_int, lmc->regs + LMC_INT);
778 writeq(lmc_in
[all...]

Completed in 305 milliseconds

12345678910