Searched refs:video_div_table (Results 1 - 5 of 5) sorted by relevance

/linux-master/drivers/clk/imx/
H A Dclk-imx6sll.c66 static const struct clk_div_table video_div_table[] = { variable in typeref:struct:clk_div_table
182 CLK_SET_RATE_PARENT | CLK_SET_RATE_GATE, base + 0x170, 30, 2, 0, video_div_table, &imx_ccm_lock);
H A Dclk-imx6q.c111 static struct clk_div_table video_div_table[] = { variable in typeref:struct:clk_div_table
469 video_div_table[1].div = 1;
470 video_div_table[3].div = 1;
604 hws[IMX6QDL_CLK_PLL5_VIDEO_DIV] = clk_hw_register_divider_table(NULL, "pll5_video_div", "pll5_post_div", CLK_SET_RATE_PARENT, base + 0x170, 30, 2, 0, video_div_table, &imx_ccm_lock);
H A Dclk-imx6sl.c87 static const struct clk_div_table video_div_table[] = { variable in typeref:struct:clk_div_table
270 hws[IMX6SL_CLK_PLL5_VIDEO_DIV] = clk_hw_register_divider_table(NULL, "pll5_video_div", "pll5_post_div", CLK_SET_RATE_PARENT, base + 0x170, 30, 2, 0, video_div_table, &imx_ccm_lock);
H A Dclk-imx6ul.c90 static const struct clk_div_table video_div_table[] = { variable in typeref:struct:clk_div_table
239 CLK_SET_RATE_PARENT | CLK_SET_RATE_GATE, base + 0x170, 30, 2, 0, video_div_table, &imx_ccm_lock);
H A Dclk-imx6sx.c103 static const struct clk_div_table video_div_table[] = { variable in typeref:struct:clk_div_table
255 CLK_SET_RATE_PARENT, base + 0x170, 30, 2, 0, video_div_table, &imx_ccm_lock);

Completed in 207 milliseconds