Searched refs:syscfg (Results 1 - 17 of 17) sorted by relevance

/linux-master/drivers/reset/sti/
H A DMakefile2 obj-$(CONFIG_STIH407_RESET) += reset-stih407.o reset-syscfg.o
/linux-master/drivers/bus/
H A Dvexpress-config.c54 struct vexpress_syscfg *syscfg; member in struct:vexpress_syscfg_func
161 struct vexpress_syscfg *syscfg = func->syscfg; local
169 command = readl(syscfg->base + SYS_CFGCTRL);
181 dev_dbg(syscfg->dev, "func %p, command %x, data %x\n",
183 writel(*data, syscfg->base + SYS_CFGDATA);
184 writel(0, syscfg->base + SYS_CFGSTAT);
185 writel(command, syscfg->base + SYS_CFGCTRL);
201 status = readl(syscfg->base + SYS_CFGSTAT);
212 *data = readl(syscfg
251 struct vexpress_syscfg *syscfg = context; local
330 struct vexpress_syscfg *syscfg = context; local
352 struct vexpress_syscfg *syscfg; local
[all...]
/linux-master/drivers/phy/intel/
H A Dphy-intel-keembay-emmc.c43 struct regmap *syscfg; member in struct:keembay_emmc_phy
66 ret = regmap_update_bits(priv->syscfg, PHY_CFG_0, PWR_DOWN_MASK,
73 ret = regmap_update_bits(priv->syscfg, PHY_CFG_0, DLL_EN_MASK,
109 ret = regmap_update_bits(priv->syscfg, PHY_CFG_0, PWR_DOWN_MASK,
123 ret = regmap_read_poll_timeout(priv->syscfg, PHY_STAT,
132 ret = regmap_update_bits(priv->syscfg, PHY_CFG_2, SEL_FREQ_MASK,
140 ret = regmap_update_bits(priv->syscfg, PHY_CFG_0, DLL_EN_MASK,
173 ret = regmap_read_poll_timeout(priv->syscfg, PHY_STAT,
218 ret = regmap_update_bits(priv->syscfg, PHY_CFG_0, SEL_DLY_TXCLK_MASK,
226 ret = regmap_update_bits(priv->syscfg, PHY_CFG_
[all...]
H A Dphy-intel-lgm-emmc.c47 struct regmap *syscfg; member in struct:intel_emmc_phy
64 ret = regmap_update_bits(priv->syscfg, EMMC_PHYCTRL1_REG, PDB_MASK,
88 ret = regmap_update_bits(priv->syscfg, EMMC_PHYCTRL1_REG, PDB_MASK,
102 ret = regmap_read_poll_timeout(priv->syscfg, EMMC_PHYSTAT_REG,
111 ret = regmap_update_bits(priv->syscfg, EMMC_PHYCTRL2_REG, FRQSEL_MASK,
119 ret = regmap_update_bits(priv->syscfg, EMMC_PHYCTRL1_REG, ENDLL_MASK,
140 ret = regmap_read_poll_timeout(priv->syscfg,
193 ret = regmap_update_bits(priv->syscfg, EMMC_PHYCTRL0_REG, DR_TY_MASK,
201 ret = regmap_update_bits(priv->syscfg, EMMC_PHYCTRL0_REG, OTAPDLYENA,
209 ret = regmap_update_bits(priv->syscfg, EMMC_PHYCTRL0_RE
[all...]
H A Dphy-intel-lgm-combo.c92 struct regmap *syscfg; member in struct:intel_combo_phy
127 return regmap_update_bits(cbphy->syscfg, PAD_DIS_CFG, mask, val);
449 * syscfg and hsiocfg variables stores the handle of the registers set
453 ret = fwnode_property_get_reference_args(fwnode, "intel,syscfg", NULL,
459 cbphy->syscfg = device_node_to_regmap(to_of_node(ref.fwnode));
/linux-master/drivers/watchdog/
H A Dst_lpc_wdt.c44 const struct st_wdog_syscfg *syscfg; member in struct:st_wdog
67 if (st_wdog->syscfg->reset_type_reg)
69 st_wdog->syscfg->reset_type_reg,
70 st_wdog->syscfg->reset_type_mask,
75 st_wdog->syscfg->enable_reg,
76 st_wdog->syscfg->enable_mask,
77 enable ? 0 : st_wdog->syscfg->enable_mask);
174 st_wdog->syscfg = (struct st_wdog_syscfg *)device_get_match_data(dev);
180 regmap = syscon_regmap_lookup_by_phandle(np, "st,syscfg");
182 dev_err(dev, "No syscfg phandl
[all...]
/linux-master/drivers/irqchip/
H A Dirq-st.c38 unsigned int syscfg; member in struct:st_irq_syscfg
45 .compatible = "st,stih407-irq-syscfg",
134 return regmap_update_bits(ddata->regmap, ddata->syscfg,
147 ddata->syscfg = (unsigned int) device_get_match_data(&pdev->dev);
149 ddata->regmap = syscon_regmap_lookup_by_phandle(np, "st,syscfg");
151 dev_err(&pdev->dev, "syscfg phandle missing\n");
164 return regmap_update_bits(ddata->regmap, ddata->syscfg,
/linux-master/drivers/cpufreq/
H A Dsti-cpufreq.c47 * @syscfg: Syscon register map
52 struct regmap *syscfg; member in struct:sti_cpufreq_ddata
62 ret = of_property_read_u32_index(np, "st,syscfg",
70 ret = regmap_read(ddata.syscfg, major_offset, &socid);
88 ret = of_property_read_u32_index(np, "st,syscfg-eng",
173 ret = of_property_read_u32_index(np, "st,syscfg-eng",
240 ddata.syscfg = syscon_regmap_lookup_by_phandle(np, "st,syscfg");
241 if (IS_ERR(ddata.syscfg)) {
242 dev_err(dev, "\"st,syscfg\" no
[all...]
/linux-master/tools/testing/selftests/arm64/fp/
H A DMakefile12 vec-syscfg \
40 $(OUTPUT)/vec-syscfg: vec-syscfg.c $(OUTPUT)/rdvl.o
/linux-master/drivers/gpu/drm/sti/
H A Dsti_hdmi.h45 * @syscfg: syscfg register for pll rejection configuration
70 void __iomem *syscfg; member in struct:sti_hdmi
/linux-master/drivers/mtd/nand/onenand/
H A Donenand_omap2.c149 u32 syscfg; local
188 syscfg = read_reg(c, ONENAND_REG_SYS_CFG1);
189 if (!(syscfg & ONENAND_SYS_CFG1_IOBE)) {
190 syscfg |= ONENAND_SYS_CFG1_IOBE;
191 write_reg(c, syscfg, ONENAND_REG_SYS_CFG1);
193 syscfg = read_reg(c, ONENAND_REG_SYS_CFG1);
233 syscfg = read_reg(c, ONENAND_REG_SYS_CFG1);
234 syscfg &= ~ONENAND_SYS_CFG1_IOBE;
235 write_reg(c, syscfg, ONENAND_REG_SYS_CFG1);
H A Donenand_base.c701 int syscfg; local
718 syscfg = this->read_word(this->base + ONENAND_REG_SYS_CFG1);
719 syscfg |= ONENAND_SYS_CFG1_IOBE;
720 this->write_word(syscfg, this->base + ONENAND_REG_SYS_CFG1);
3398 int syscfg, locked; local
3401 syscfg = this->read_word(this->base + ONENAND_REG_SYS_CFG1);
3402 this->write_word((syscfg | 0x0100), this->base + ONENAND_REG_SYS_CFG1);
3426 this->write_word(syscfg, this->base + ONENAND_REG_SYS_CFG1);
3659 int syscfg; local
3662 syscfg
[all...]
/linux-master/drivers/hwtracing/coresight/
H A DMakefile27 coresight-sysfs.o coresight-syscfg.o coresight-config.o \
29 coresight-syscfg-configfs.o coresight-trace-id.o
/linux-master/drivers/iio/adc/
H A Dstm32-adc-core.c102 * @syscfg: reference to syscon, system control registers
120 struct regmap *syscfg; member in struct:stm32_adc_priv
473 if (priv->syscfg && priv->vdd_uv > 2700000) {
480 ret = regmap_write(priv->syscfg,
519 if (priv->syscfg && priv->vdd_uv > 2700000) {
520 regmap_write(priv->syscfg, STM32MP1_SYSCFG_PMCCLRR,
607 /* Analog switches supply can be controlled by syscfg (optional) */
608 priv->syscfg = syscon_regmap_lookup_by_phandle(np, "st,syscfg");
609 if (IS_ERR(priv->syscfg)) {
[all...]
/linux-master/drivers/iommu/
H A Domap-iommu.h57 struct regmap *syscfg; member in struct:omap_iommu
H A Domap-iommu.c128 if (!obj->syscfg)
133 regmap_update_bits(obj->syscfg, DSP_SYS_MMU_CONFIG, mask, val);
1136 obj->syscfg =
1138 if (IS_ERR(obj->syscfg)) {
1140 ret = PTR_ERR(obj->syscfg);
/linux-master/drivers/clk/stm32/
H A Dclk-stm32mp13.c727 static struct clk_stm32_gate syscfg = { variable in typeref:struct:clk_stm32_gate
729 .hw.init = CLK_HW_INIT("syscfg", "pclk3", &clk_stm32_gate_ops, 0),
1358 STM32_GATE_CFG(SYSCFG, syscfg, SECF_NONE),

Completed in 225 milliseconds