Searched refs:set_wptr (Results 1 - 25 of 47) sorted by relevance

12

/linux-master/drivers/gpu/drm/radeon/
H A Dradeon_asic.c194 .set_wptr = &r100_gfx_set_wptr,
344 .set_wptr = &r100_gfx_set_wptr,
358 .set_wptr = &r100_gfx_set_wptr,
915 .set_wptr = &r600_gfx_set_wptr,
928 .set_wptr = &r600_dma_set_wptr,
1013 .set_wptr = &uvd_v1_0_set_wptr,
1212 .set_wptr = &uvd_v1_0_set_wptr,
1319 .set_wptr = &r600_gfx_set_wptr,
1332 .set_wptr = &r600_dma_set_wptr,
1629 .set_wptr
[all...]
/linux-master/drivers/gpu/drm/amd/amdgpu/
H A Damdgpu_ring.h177 void (*set_wptr)(struct amdgpu_ring *ring); member in struct:amdgpu_ring_funcs
316 #define amdgpu_ring_set_wptr(r) (r)->funcs->set_wptr((r))
H A Djpeg_v2_5.c662 .set_wptr = jpeg_v2_5_dec_ring_set_wptr,
691 .set_wptr = jpeg_v2_5_dec_ring_set_wptr,
H A Duvd_v6_0.c1557 .set_wptr = uvd_v6_0_ring_set_wptr,
1583 .set_wptr = uvd_v6_0_ring_set_wptr,
1612 .set_wptr = uvd_v6_0_enc_ring_set_wptr,
H A Djpeg_v3_0.c567 .set_wptr = jpeg_v3_0_dec_ring_set_wptr,
H A Dvce_v2_0.c639 .set_wptr = vce_v2_0_ring_set_wptr,
H A Djpeg_v5_0_0.c523 .set_wptr = jpeg_v5_0_0_dec_ring_set_wptr,
H A Dvce_v3_0.c926 .set_wptr = vce_v3_0_ring_set_wptr,
950 .set_wptr = vce_v3_0_ring_set_wptr,
H A Djpeg_v1_0.c556 .set_wptr = jpeg_v1_0_decode_ring_set_wptr,
H A Djpeg_v2_0.c769 .set_wptr = jpeg_v2_0_dec_ring_set_wptr,
H A Duvd_v3_1.c186 .set_wptr = uvd_v3_1_ring_set_wptr,
H A Duvd_v5_0.c889 .set_wptr = uvd_v5_0_ring_set_wptr,
H A Duvd_v4_2.c781 .set_wptr = uvd_v4_2_ring_set_wptr,
H A Djpeg_v4_0.c729 .set_wptr = jpeg_v4_0_dec_ring_set_wptr,
H A Djpeg_v4_0_5.c772 .set_wptr = jpeg_v4_0_5_dec_ring_set_wptr,
H A Dvcn_v3_0.c1747 .set_wptr = vcn_v3_0_dec_ring_set_wptr,
1907 .set_wptr = vcn_v3_0_dec_ring_set_wptr,
2007 .set_wptr = vcn_v3_0_enc_ring_set_wptr,
H A Duvd_v7_0.c1813 .set_wptr = uvd_v7_0_ring_set_wptr,
1845 .set_wptr = uvd_v7_0_enc_ring_set_wptr,
H A Dvcn_v1_0.c1984 .set_wptr = vcn_v1_0_dec_ring_set_wptr,
2018 .set_wptr = vcn_v1_0_enc_ring_set_wptr,
H A Dvcn_v2_0.c2019 .set_wptr = vcn_v2_0_dec_ring_set_wptr,
2049 .set_wptr = vcn_v2_0_enc_ring_set_wptr,
H A Dsdma_v4_4_2.c1818 .set_wptr = sdma_v4_4_2_ring_set_wptr,
1849 .set_wptr = sdma_v4_4_2_page_ring_set_wptr,
H A Dcik_sdma.c1240 .set_wptr = cik_sdma_ring_set_wptr,
H A Dsi_dma.c720 .set_wptr = si_dma_ring_set_wptr,
H A Dvce_v4_0.c1104 .set_wptr = vce_v4_0_ring_set_wptr,
H A Dsdma_v2_4.c1126 .set_wptr = sdma_v2_4_ring_set_wptr,
H A Damdgpu_vpe.c869 .set_wptr = vpe_ring_set_wptr,

Completed in 263 milliseconds

12