/linux-master/arch/hexagon/include/asm/ |
H A D | traps.h | 11 #include <asm/registers.h>
|
/linux-master/arch/microblaze/include/asm/ |
H A D | cache.h | 13 #include <asm/registers.h>
|
H A D | irqflags.h | 10 #include <asm/registers.h>
|
/linux-master/sound/soc/ux500/ |
H A D | ux500_msp_i2s.c | 138 writel(temp_reg, msp->registers + MSP_TCF); 166 writel(temp_reg, msp->registers + MSP_RCF); 203 temp_reg = readl(msp->registers + MSP_GCR) & ~TX_CLK_POL_RISING; 205 writel(temp_reg, msp->registers + MSP_GCR); 206 temp_reg = readl(msp->registers + MSP_GCR) & ~RX_CLK_POL_RISING; 208 writel(temp_reg, msp->registers + MSP_GCR); 222 reg_val_GCR = readl(msp->registers + MSP_GCR); 223 writel(reg_val_GCR & ~SRG_ENABLE, msp->registers + MSP_GCR); 255 writel(temp_reg, msp->registers + MSP_SRG); 261 reg_val_GCR = readl(msp->registers [all...] |
/linux-master/arch/hexagon/include/uapi/asm/ |
H A D | ptrace.h | 25 #include <asm/registers.h>
|
/linux-master/drivers/scsi/smartpqi/ |
H A D | smartpqi_sis.c | 100 status = readl(&ctrl_info->registers->sis_firmware_status); 106 &ctrl_info->registers->sis_mailbox[7])); 141 status = readl(&ctrl_info->registers->sis_firmware_status); 151 readl(&ctrl_info->registers->sis_mailbox[7])); 158 return readl(&ctrl_info->registers->sis_firmware_status) & 164 return readl(&ctrl_info->registers->sis_product_identifier); 175 struct pqi_ctrl_registers __iomem *registers; local 181 registers = ctrl_info->registers; 184 writel(cmd, ®isters [all...] |
/linux-master/drivers/media/radio/si470x/ |
H A D | radio-si470x-common.c | 185 radio->registers[SYSCONFIG2] &= ~SYSCONFIG2_BAND; 186 radio->registers[SYSCONFIG2] |= radio->band << 6; 203 if ((radio->registers[POWERCFG] & (POWERCFG_ENABLE|POWERCFG_DMUTE)) 209 radio->registers[CHANNEL] &= ~CHANNEL_CHAN; 210 radio->registers[CHANNEL] |= CHANNEL_TUNE | chan; 222 if ((radio->registers[STATUSRSSI] & STATUSRSSI_STC) == 0) 229 radio->registers[CHANNEL] &= ~CHANNEL_TUNE; 242 switch ((radio->registers[SYSCONFIG2] & SYSCONFIG2_SPACE) >> 4) { 265 chan = radio->registers[READCHAN] & READCHAN_READCHAN; 327 radio->registers[POWERCF [all...] |
H A D | radio-si470x-i2c.c | 99 radio->registers[regnr] = __be16_to_cpu(buf[READ_INDEX(regnr)]); 121 buf[i] = __cpu_to_be16(radio->registers[WRITE_INDEX(i)]); 136 * si470x_get_all_registers - read entire registers 155 radio->registers[i] = __be16_to_cpu(buf[READ_INDEX(i)]); 184 radio->registers[SYSCONFIG1] |= SYSCONFIG1_RDSIEN; 185 radio->registers[SYSCONFIG1] |= SYSCONFIG1_STCIEN; 186 radio->registers[SYSCONFIG1] &= ~SYSCONFIG1_GPIO2; 187 radio->registers[SYSCONFIG1] |= 0x1 << 2; 253 if (radio->registers[STATUSRSSI] & STATUSRSSI_STC) 257 if ((radio->registers[SYSCONFIG [all...] |
H A D | radio-si470x-usb.c | 84 /* Reports 1-16 give direct read/write access to the 16 Si470x registers */ 95 /* Report 18 is used to send the lowest 6 Si470x registers up the HID */ 253 radio->registers[regnr] = get_unaligned_be16(&radio->usb_buf[1]); 267 put_unaligned_be16(radio->registers[regnr], &radio->usb_buf[1]); 281 * si470x_get_all_registers - read entire registers 294 radio->registers[regnr] = get_unaligned_be16( 388 radio->registers[STATUSRSSI] = 391 if (radio->registers[STATUSRSSI] & STATUSRSSI_STC) 394 if ((radio->registers[SYSCONFIG1] & SYSCONFIG1_RDS)) { 395 /* Update RDS registers wit [all...] |
/linux-master/arch/x86/um/os-Linux/ |
H A D | Makefile | 6 obj-y = registers.o task_size.o mcontext.o
|
/linux-master/arch/nios2/include/asm/ |
H A D | irqflags.h | 8 #include <asm/registers.h>
|
/linux-master/drivers/char/xillybus/ |
H A D | xillybus_of.c | 50 endpoint->registers = devm_platform_ioremap_resource(op, 0); 51 if (IS_ERR(endpoint->registers)) 52 return PTR_ERR(endpoint->registers);
|
/linux-master/drivers/char/agp/ |
H A D | amd-k7-agp.c | 32 volatile u8 __iomem *registers; member in struct:_amd_irongate_private 216 if (!amd_irongate_private.registers) { 217 /* Get the memory mapped registers */ 219 amd_irongate_private.registers = (volatile u8 __iomem *) ioremap(reg, 4096); 220 if (!amd_irongate_private.registers) 225 writel(agp_bridge->gatt_bus_addr, amd_irongate_private.registers+AMD_ATTBASE); 226 readl(amd_irongate_private.registers+AMD_ATTBASE); /* PCI Posting. */ 235 enable_reg = readw(amd_irongate_private.registers+AMD_GARTENABLE); 237 writew(enable_reg, amd_irongate_private.registers+AMD_GARTENABLE); 238 readw(amd_irongate_private.registers [all...] |
/linux-master/include/linux/mfd/da9062/ |
H A D | core.h | 10 #include <linux/mfd/da9062/registers.h>
|
/linux-master/drivers/net/ethernet/sfc/falcon/ |
H A D | selftest.h | 39 int registers; member in struct:ef4_self_tests
|
/linux-master/drivers/net/ethernet/sfc/ |
H A D | selftest.h | 39 int registers; member in struct:efx_self_tests
|
/linux-master/drivers/net/ethernet/sfc/siena/ |
H A D | selftest.h | 39 int registers; member in struct:efx_self_tests
|
/linux-master/arch/um/os-Linux/ |
H A D | registers.c | 12 #include <registers.h>
|
H A D | Makefile | 10 registers.o sigio.o signal.o start_up.o time.o tty.o \ 18 main.o mem.o process.o registers.o sigio.o signal.o start_up.o time.o \
|
/linux-master/drivers/thermal/ti-soc-thermal/ |
H A D | omap3-thermal-data.c | 80 .registers = &omap34xx_mpu_temp_sensor_registers, 148 .registers = &omap36xx_mpu_temp_sensor_registers,
|
H A D | dra752-thermal-data.c | 19 * IVA and DSPEVE need to describe the individual registers and 334 .registers = &dra752_mpu_temp_sensor_registers, 343 .registers = &dra752_gpu_temp_sensor_registers, 350 .registers = &dra752_core_temp_sensor_registers, 357 .registers = &dra752_dspeve_temp_sensor_registers, 364 .registers = &dra752_iva_temp_sensor_registers,
|
H A D | omap4-thermal-data.c | 72 .registers = &omap4430_mpu_temp_sensor_registers, 203 .registers = &omap4460_mpu_temp_sensor_registers, 234 .registers = &omap4460_mpu_temp_sensor_registers,
|
/linux-master/drivers/media/platform/rockchip/rkisp1/ |
H A D | rkisp1-debug.c | 33 /* Keep this up-to-date when adding new registers. */ 67 static const struct rkisp1_debug_register registers[] = { local 83 return rkisp1_debug_dump_regs(rkisp1, m, 0, registers); 89 static const struct rkisp1_debug_register registers[] = { local 103 return rkisp1_debug_dump_regs(rkisp1, m, 0, registers); 109 static const struct rkisp1_debug_register registers[] = { local 124 return rkisp1_debug_dump_regs(rsz->rkisp1, m, rsz->regs_base, registers); 130 static const struct rkisp1_debug_register registers[] = { local 142 return rkisp1_debug_dump_regs(rkisp1, m, 0, registers);
|
/linux-master/drivers/gpio/ |
H A D | gpio-74x164.c | 24 u32 registers; member in struct:gen_74x164_chip 26 * Since the registers are chained, every byte sent will make 38 chip->registers); 44 u8 bank = chip->registers - 1 - offset / 8; 59 u8 bank = chip->registers - 1 - offset / 8; 82 for_each_set_clump8(offset, bankmask, mask, chip->registers * 8) { 83 bank = chip->registers - 1 - offset / 8; 115 ret = device_property_read_u32(&spi->dev, "registers-number", &nregs); 117 dev_err(&spi->dev, "Missing 'registers-number' property.\n"); 139 chip->registers [all...] |
/linux-master/drivers/media/platform/nxp/imx8-isi/ |
H A D | imx8-isi-debug.c | 29 static const struct debug_regs registers[] = { local 71 /* These registers contain the upper 4 bits of 36-bit DMA addresses. */ 88 seq_printf(m, "--- ISI pipe %u registers ---\n", pipe->id); 90 for (i = 0; i < ARRAY_SIZE(registers); ++i) 92 registers[i].name, registers[i].offset, 93 mxc_isi_read(pipe, registers[i].offset));
|