Searched refs:regVPG0_VPG_GSP_FRAME_UPDATE_CTRL_BASE_IDX (Results 1 - 8 of 8) sorted by path

/linux-master/drivers/gpu/drm/amd/include/asic_reg/dcn/
H A Ddcn_3_1_2_offset.h11286 #define regVPG0_VPG_GSP_FRAME_UPDATE_CTRL_BASE_IDX macro
[all...]
H A Ddcn_3_1_4_offset.h9117 #define regVPG0_VPG_GSP_FRAME_UPDATE_CTRL_BASE_IDX 2 macro
[all...]
H A Ddcn_3_1_5_offset.h11031 #define regVPG0_VPG_GSP_FRAME_UPDATE_CTRL_BASE_IDX macro
[all...]
H A Ddcn_3_1_6_offset.h11510 #define regVPG0_VPG_GSP_FRAME_UPDATE_CTRL_BASE_IDX macro
[all...]
H A Ddcn_3_2_0_offset.h10464 #define regVPG0_VPG_GSP_FRAME_UPDATE_CTRL_BASE_IDX macro
[all...]
H A Ddcn_3_2_1_offset.h10463 #define regVPG0_VPG_GSP_FRAME_UPDATE_CTRL_BASE_IDX macro
[all...]
H A Ddcn_3_5_0_offset.h7925 #define regVPG0_VPG_GSP_FRAME_UPDATE_CTRL_BASE_IDX 2 macro
[all...]
H A Ddcn_3_5_1_offset.h7904 #define regVPG0_VPG_GSP_FRAME_UPDATE_CTRL_BASE_IDX 2 macro
[all...]

Completed in 2293 milliseconds