/linux-master/drivers/gpu/drm/amd/display/dc/dcn10/ |
H A D | dcn10_hw_sequencer_debug.c | 159 (s->qos_level_high_wm * frac) / ref_clk_mhz / frac, (s->qos_level_high_wm * frac) / ref_clk_mhz % frac); 179 (s->qos_level_high_wm * frac) / ref_clk_mhz / frac, (s->qos_level_high_wm * frac) / ref_clk_mhz % frac); 312 pool->hubps[i]->inst, ttu_regs->qos_level_low_wm, ttu_regs->qos_level_high_wm, ttu_regs->min_ttu_vblank,
|
H A D | dcn10_hubp.c | 653 QoS_LEVEL_HIGH_WM, ttu_attr->qos_level_high_wm); 992 QoS_LEVEL_HIGH_WM, &ttu_attr->qos_level_high_wm); 1056 QoS_LEVEL_HIGH_WM, &s->qos_level_high_wm);
|
H A D | dcn10_hubp.h | 688 uint32_t qos_level_high_wm; member in struct:dcn_hubp_state
|
/linux-master/drivers/gpu/drm/amd/display/dc/dcn21/ |
H A D | dcn21_hubp.c | 480 QoS_LEVEL_HIGH_WM, &ttu_attr.qos_level_high_wm); 485 if (ttu_attr.qos_level_high_wm != dml_ttu_attr->qos_level_high_wm) 487 dml_ttu_attr->qos_level_high_wm, ttu_attr.qos_level_high_wm);
|
/linux-master/drivers/gpu/drm/amd/display/dc/dcn20/ |
H A D | dcn20_hubp.c | 148 QoS_LEVEL_HIGH_WM, ttu_attr->qos_level_high_wm); 1227 QoS_LEVEL_HIGH_WM, &ttu_attr->qos_level_high_wm); 1291 QoS_LEVEL_HIGH_WM, &s->qos_level_high_wm); 1572 QoS_LEVEL_HIGH_WM, &ttu_attr.qos_level_high_wm); 1577 if (ttu_attr.qos_level_high_wm != dml_ttu_attr->qos_level_high_wm) 1579 dml_ttu_attr->qos_level_high_wm, ttu_attr.qos_level_high_wm);
|
/linux-master/drivers/gpu/drm/amd/display/dc/dml/ |
H A D | display_rq_dlg_helpers.c | 336 "DML_RQ_DLG_CALC: qos_level_high_wm = 0x%0x\n", 337 ttu_regs->qos_level_high_wm);
|
H A D | display_mode_structs.h | 675 unsigned int qos_level_high_wm; member in struct:_vcs_dpi_display_ttu_regs_st
|
H A D | dml1_display_rq_dlg_calc.c | 1911 disp_ttu_regs->qos_level_high_wm = (unsigned int) (4.0 * (double) htotal 1913 ASSERT(disp_ttu_regs->qos_level_high_wm < dml_pow(2, 14));
|
/linux-master/drivers/gpu/drm/amd/display/dc/dml/dcn32/ |
H A D | display_rq_dlg_calc_32.c | 543 ttu_regs->qos_level_high_wm = (unsigned int) (4.0 * (double) htotal * ref_freq_to_pix_freq); 608 ASSERT(ttu_regs->qos_level_high_wm < dml_pow(2, 14));
|
/linux-master/drivers/gpu/drm/amd/display/dc/dml2/ |
H A D | dml_display_rq_dlg_calc.c | 504 disp_ttu_regs->qos_level_high_wm = (dml_uint_t)(4.0 * (dml_float_t)htotal * ref_freq_to_pix_freq); 568 ASSERT(disp_ttu_regs->qos_level_high_wm < (dml_uint_t) dml_pow(2, 14));
|
H A D | display_mode_util.c | 305 dml_print("DML: qos_level_high_wm = 0x%x\n", ttu_regs->qos_level_high_wm);
|
H A D | dml2_translation_helper.c | 1318 out->ttu_regs.qos_level_high_wm = disp_ttu_regs->qos_level_high_wm;
|
H A D | display_mode_core_structs.h | 1921 dml_uint_t qos_level_high_wm; member in struct:_vcs_dpi_dml_display_ttu_regs_st
|
/linux-master/drivers/gpu/drm/amd/display/dc/dml/dcn21/ |
H A D | display_rq_dlg_calc_21.c | 1638 disp_ttu_regs->qos_level_high_wm = (unsigned int) (4.0 * (double) htotal 1640 ASSERT(disp_ttu_regs->qos_level_high_wm < dml_pow(2, 14));
|
/linux-master/drivers/gpu/drm/amd/display/dc/dml/dcn31/ |
H A D | display_rq_dlg_calc_31.c | 1542 disp_ttu_regs->qos_level_high_wm = (unsigned int) (4.0 * (double) htotal * ref_freq_to_pix_freq); 1543 ASSERT(disp_ttu_regs->qos_level_high_wm < dml_pow(2, 14));
|
/linux-master/drivers/gpu/drm/amd/display/dc/dml/dcn30/ |
H A D | display_rq_dlg_calc_30.c | 1723 disp_ttu_regs->qos_level_high_wm = (unsigned int)(4.0 * (double)htotal 1725 ASSERT(disp_ttu_regs->qos_level_high_wm < dml_pow(2, 14));
|
/linux-master/drivers/gpu/drm/amd/display/dc/dml/dcn314/ |
H A D | display_rq_dlg_calc_314.c | 1630 disp_ttu_regs->qos_level_high_wm = (unsigned int) (4.0 * (double) htotal * ref_freq_to_pix_freq); 1631 ASSERT(disp_ttu_regs->qos_level_high_wm < dml_pow(2, 14));
|
/linux-master/drivers/gpu/drm/amd/display/dc/dml/dcn20/ |
H A D | display_rq_dlg_calc_20v2.c | 1531 disp_ttu_regs->qos_level_high_wm = (unsigned int) (4.0 * (double) htotal 1533 /*ASSERT(disp_ttu_regs->qos_level_high_wm < dml_pow(2, 14));*/
|
H A D | display_rq_dlg_calc_20.c | 1530 disp_ttu_regs->qos_level_high_wm = (unsigned int) (4.0 * (double) htotal 1532 /*ASSERT(disp_ttu_regs->qos_level_high_wm < dml_pow(2, 14));*/
|
/linux-master/drivers/gpu/drm/amd/display/dc/hwss/dcn10/ |
H A D | dcn10_hwseq.c | 203 DTN_INFO_MICRO_SEC(s->qos_level_high_wm); 275 pool->hubps[i]->inst, ttu_regs->qos_level_low_wm, ttu_regs->qos_level_high_wm, ttu_regs->min_ttu_vblank,
|