Searched refs:page_table_base (Results 1 - 25 of 36) sorted by relevance

12

/linux-master/drivers/gpu/drm/amd/amdgpu/
H A Damdgpu_gfxhub.h30 uint64_t page_table_base);
H A Damdgpu_mmhub.h63 uint64_t page_table_base);
H A Damdgpu_amdkfd_gfx_v9.h54 uint32_t vmid, uint64_t page_table_base);
H A Dgfxhub_v2_0.c121 uint64_t page_table_base)
127 lower_32_bits(page_table_base));
131 upper_32_bits(page_table_base));
120 gfxhub_v2_0_setup_vm_pt_regs(struct amdgpu_device *adev, uint32_t vmid, uint64_t page_table_base) argument
H A Dgfxhub_v3_0_3.c123 uint64_t page_table_base)
129 lower_32_bits(page_table_base));
133 upper_32_bits(page_table_base));
122 gfxhub_v3_0_3_setup_vm_pt_regs(struct amdgpu_device *adev, uint32_t vmid, uint64_t page_table_base) argument
H A Dgfxhub_v1_0.c41 uint64_t page_table_base)
47 lower_32_bits(page_table_base));
51 upper_32_bits(page_table_base));
39 gfxhub_v1_0_setup_vm_pt_regs(struct amdgpu_device *adev, uint32_t vmid, uint64_t page_table_base) argument
H A Dgfxhub_v1_2.c44 uint64_t page_table_base,
55 lower_32_bits(page_table_base));
60 upper_32_bits(page_table_base));
66 uint64_t page_table_base)
71 gfxhub_v1_2_xcc_setup_vm_pt_regs(adev, vmid, page_table_base, xcc_mask);
42 gfxhub_v1_2_xcc_setup_vm_pt_regs(struct amdgpu_device *adev, uint32_t vmid, uint64_t page_table_base, uint32_t xcc_mask) argument
64 gfxhub_v1_2_setup_vm_pt_regs(struct amdgpu_device *adev, uint32_t vmid, uint64_t page_table_base) argument
H A Dgfxhub_v11_5_0.c125 uint64_t page_table_base)
131 lower_32_bits(page_table_base));
135 upper_32_bits(page_table_base));
124 gfxhub_v11_5_0_setup_vm_pt_regs(struct amdgpu_device *adev, uint32_t vmid, uint64_t page_table_base) argument
H A Dmmhub_v3_0_2.c130 uint64_t page_table_base)
136 lower_32_bits(page_table_base));
140 upper_32_bits(page_table_base));
129 mmhub_v3_0_2_setup_vm_pt_regs(struct amdgpu_device *adev, uint32_t vmid, uint64_t page_table_base) argument
H A Dmmhub_v2_0.c188 uint64_t page_table_base)
194 lower_32_bits(page_table_base));
198 upper_32_bits(page_table_base));
187 mmhub_v2_0_setup_vm_pt_regs(struct amdgpu_device *adev, uint32_t vmid, uint64_t page_table_base) argument
H A Dmmhub_v2_3.c122 uint64_t page_table_base)
127 hub->ctx_addr_distance * vmid, lower_32_bits(page_table_base));
130 hub->ctx_addr_distance * vmid, upper_32_bits(page_table_base));
120 mmhub_v2_3_setup_vm_pt_regs(struct amdgpu_device *adev, uint32_t vmid, uint64_t page_table_base) argument
H A Dmmhub_v3_0.c137 uint64_t page_table_base)
143 lower_32_bits(page_table_base));
147 upper_32_bits(page_table_base));
136 mmhub_v3_0_setup_vm_pt_regs(struct amdgpu_device *adev, uint32_t vmid, uint64_t page_table_base) argument
H A Dmmhub_v3_0_1.c139 uint64_t page_table_base)
145 lower_32_bits(page_table_base));
149 upper_32_bits(page_table_base));
137 mmhub_v3_0_1_setup_vm_pt_regs(struct amdgpu_device *adev, uint32_t vmid, uint64_t page_table_base) argument
H A Dgfxhub_v3_0.c120 uint64_t page_table_base)
126 lower_32_bits(page_table_base));
130 upper_32_bits(page_table_base));
119 gfxhub_v3_0_setup_vm_pt_regs(struct amdgpu_device *adev, uint32_t vmid, uint64_t page_table_base) argument
H A Dmmhub_v3_3.c130 uint64_t page_table_base)
136 lower_32_bits(page_table_base));
140 upper_32_bits(page_table_base));
128 mmhub_v3_3_setup_vm_pt_regs(struct amdgpu_device *adev, uint32_t vmid, uint64_t page_table_base) argument
H A Damdgpu_amdkfd_gfx_v7.c540 uint32_t vmid, uint64_t page_table_base)
547 lower_32_bits(page_table_base));
539 set_vm_context_page_table_base(struct amdgpu_device *adev, uint32_t vmid, uint64_t page_table_base) argument
H A Damdgpu_amdkfd_gfx_v10_3.c626 uint32_t vmid, uint64_t page_table_base)
629 adev->gfxhub.funcs->setup_vm_pt_regs(adev, vmid, page_table_base);
625 set_vm_context_page_table_base_v10_3(struct amdgpu_device *adev, uint32_t vmid, uint64_t page_table_base) argument
H A Damdgpu_amdkfd_gfx_v8.c575 uint32_t vmid, uint64_t page_table_base)
582 lower_32_bits(page_table_base));
574 set_vm_context_page_table_base(struct amdgpu_device *adev, uint32_t vmid, uint64_t page_table_base) argument
H A Dmmhub_v1_0.c55 uint64_t page_table_base)
61 lower_32_bits(page_table_base));
65 upper_32_bits(page_table_base));
54 mmhub_v1_0_setup_vm_pt_regs(struct amdgpu_device *adev, uint32_t vmid, uint64_t page_table_base) argument
H A Damdgpu_amdkfd_gfx_v9.c914 uint32_t vmid, uint64_t page_table_base)
922 adev->mmhub.funcs->setup_vm_pt_regs(adev, vmid, page_table_base);
924 adev->gfxhub.funcs->setup_vm_pt_regs(adev, vmid, page_table_base);
913 kgd_gfx_v9_set_vm_context_page_table_base(struct amdgpu_device *adev, uint32_t vmid, uint64_t page_table_base) argument
/linux-master/drivers/gpu/drm/amd/amdkfd/
H A Dkfd_pm4_headers.h69 uint32_t page_table_base:28; member in struct:pm4_map_process::__anon187::__anon188
118 uint32_t page_table_base:28; member in struct:pm4_map_process_scratch_kv::__anon194::__anon195
H A Dkfd_packet_manager_vi.c56 packet->bitfields3.page_table_base = qpd->page_table_base;
H A Dkfd_packet_manager_v9.c36 uint64_t vm_page_table_base_addr = qpd->page_table_base;
90 uint64_t vm_page_table_base_addr = qpd->page_table_base;
H A Dkfd_pm4_headers_vi.h164 uint32_t page_table_base:28; member in struct:pm4_mes_map_process::__anon309::__anon310
/linux-master/drivers/gpu/drm/amd/include/
H A Dkgd_kfd_interface.h277 uint32_t vmid, uint64_t page_table_base);

Completed in 201 milliseconds

12