Searched refs:mmUVD_DPG_LMA_DATA (Results 1 - 10 of 10) sorted by path

/linux-master/drivers/gpu/drm/amd/include/asic_reg/vcn/
H A Dvcn_1_0_offset.h38 #define mmUVD_DPG_LMA_DATA 0x00d2 macro
H A Dvcn_2_0_0_offset.h396 #define mmUVD_DPG_LMA_DATA 0x0012 macro
H A Dvcn_2_5_offset.h411 #define mmUVD_DPG_LMA_DATA 0x0012 macro
H A Dvcn_3_0_0_offset.h687 #define mmUVD_DPG_LMA_DATA 0x0012 macro
/linux-master/drivers/gpu/drm/amd/amdgpu/
H A Damdgpu_jpeg.h39 mmUVD_DPG_LMA_DATA, value); \
60 RREG32_SOC15(JPEG, inst_idx, mmUVD_DPG_LMA_DATA); \
H A Damdgpu_vcn.h88 RREG32_SOC15(ip, inst_idx, mmUVD_DPG_LMA_DATA); \
93 WREG32_SOC15(ip, inst_idx, mmUVD_DPG_LMA_DATA, value); \
141 RREG32_SOC15(VCN, inst_idx, mmUVD_DPG_LMA_DATA); \
148 mmUVD_DPG_LMA_DATA, value); \
H A Djpeg_v4_0_5.c39 #define mmUVD_DPG_LMA_DATA regUVD_DPG_LMA_DATA macro
H A Dvcn_v4_0.c44 #define mmUVD_DPG_LMA_DATA regUVD_DPG_LMA_DATA macro
H A Dvcn_v4_0_3.c42 #define mmUVD_DPG_LMA_DATA regUVD_DPG_LMA_DATA macro
H A Dvcn_v4_0_5.c44 #define mmUVD_DPG_LMA_DATA regUVD_DPG_LMA_DATA macro

Completed in 248 milliseconds