Searched refs:mmPA_CL_UCP_5_Y (Results 1 - 10 of 10) sorted by path

/linux-master/drivers/gpu/drm/amd/include/asic_reg/gca/
H A Dgfx_6_0_d.h834 #define mmPA_CL_UCP_5_Y 0xA184 macro
H A Dgfx_7_0_d.h945 #define mmPA_CL_UCP_5_Y 0xa184 macro
H A Dgfx_7_2_d.h958 #define mmPA_CL_UCP_5_Y 0xa184 macro
H A Dgfx_8_0_d.h1040 #define mmPA_CL_UCP_5_Y 0xa184 macro
H A Dgfx_8_1_d.h1040 #define mmPA_CL_UCP_5_Y 0xa184 macro
/linux-master/drivers/gpu/drm/amd/include/asic_reg/gc/
H A Dgc_10_1_0_offset.h6255 #define mmPA_CL_UCP_5_Y 0x0184 macro
[all...]
H A Dgc_10_3_0_offset.h5882 #define mmPA_CL_UCP_5_Y 0x0184 macro
[all...]
H A Dgc_9_0_offset.h3855 #define mmPA_CL_UCP_5_Y 0x0184 macro
H A Dgc_9_1_offset.h4085 #define mmPA_CL_UCP_5_Y 0x0184 macro
H A Dgc_9_2_1_offset.h4035 #define mmPA_CL_UCP_5_Y 0x0184 macro

Completed in 1132 milliseconds