Searched refs:ixDIDT_SQ_EDC_STALL_PATTERN_7 (Results 1 - 8 of 8) sorted by relevance

/linux-master/drivers/gpu/drm/amd/pm/powerplay/hwmgr/
H A Dvega10_powertune.c404 { ixDIDT_SQ_EDC_STALL_PATTERN_7, 0xFFFFFFFF, 0, 0x0000007F },
433 { ixDIDT_SQ_EDC_STALL_PATTERN_7, 0xFFFFFFFF, 0, 0x00000000 },
600 { ixDIDT_SQ_EDC_STALL_PATTERN_7, DIDT_SQ_EDC_STALL_PATTERN_7__EDC_STALL_PATTERN_7_MASK, DIDT_SQ_EDC_STALL_PATTERN_7__EDC_STALL_PATTERN_7__SHIFT, 0x5555 },
H A Dsmu7_hwmgr.c121 #define ixDIDT_SQ_EDC_STALL_PATTERN_7 0x0018 macro
148 ixDIDT_SQ_EDC_STALL_PATTERN_7,
/linux-master/drivers/gpu/drm/amd/include/asic_reg/gc/
H A Dgc_9_0_offset.h7161 #define ixDIDT_SQ_EDC_STALL_PATTERN_7 0x0018 macro
H A Dgc_9_2_1_offset.h7411 #define ixDIDT_SQ_EDC_STALL_PATTERN_7 0x0018 macro
H A Dgc_9_1_offset.h7369 #define ixDIDT_SQ_EDC_STALL_PATTERN_7 0x0018 macro
H A Dgc_9_4_2_offset.h52 #define ixDIDT_SQ_EDC_STALL_PATTERN_7 0x0018 macro
H A Dgc_10_3_0_offset.h13493 #define ixDIDT_SQ_EDC_STALL_PATTERN_7 macro
[all...]
H A Dgc_10_1_0_offset.h11247 #define ixDIDT_SQ_EDC_STALL_PATTERN_7 macro
[all...]

Completed in 1090 milliseconds