Searched refs:ctrl0 (Results 1 - 25 of 30) sorted by relevance

12

/linux-master/drivers/media/platform/renesas/vsp1/
H A Dvsp1_sru.c40 u32 ctrl0; member in struct:vsp1_sru_param
55 .ctrl0 = VI6_SRU_CTRL0_PARAMS(256, 4) | VI6_SRU_CTRL0_EN,
58 .ctrl0 = VI6_SRU_CTRL0_PARAMS(256, 4) | VI6_SRU_CTRL0_EN,
61 .ctrl0 = VI6_SRU_CTRL0_PARAMS(384, 5) | VI6_SRU_CTRL0_EN,
64 .ctrl0 = VI6_SRU_CTRL0_PARAMS(384, 5) | VI6_SRU_CTRL0_EN,
67 .ctrl0 = VI6_SRU_CTRL0_PARAMS(511, 6) | VI6_SRU_CTRL0_EN,
70 .ctrl0 = VI6_SRU_CTRL0_PARAMS(511, 6) | VI6_SRU_CTRL0_EN,
278 u32 ctrl0; local
286 ctrl0 = VI6_SRU_CTRL0_PARAM2 | VI6_SRU_CTRL0_PARAM3
289 ctrl0
[all...]
/linux-master/drivers/phy/samsung/
H A Dphy-exynos5250-usb2.c198 u32 ctrl0; local
242 ctrl0 = readl(drv->reg_phy + EXYNOS_5250_HOSTPHYCTRL0);
244 ctrl0 &= ~EXYNOS_5250_HOSTPHYCTRL0_FSEL_MASK;
245 ctrl0 |= drv->ref_reg_val <<
249 ctrl0 &= ~(EXYNOS_5250_HOSTPHYCTRL0_PHYSWRST |
254 ctrl0 |= EXYNOS_5250_HOSTPHYCTRL0_LINKSWRST |
257 writel(ctrl0, drv->reg_phy + EXYNOS_5250_HOSTPHYCTRL0);
259 ctrl0 &= ~(EXYNOS_5250_HOSTPHYCTRL0_LINKSWRST |
261 writel(ctrl0, drv->reg_phy + EXYNOS_5250_HOSTPHYCTRL0);
324 u32 ctrl0; local
[all...]
/linux-master/drivers/input/rmi4/
H A Drmi_f01.c108 * @ctrl0: see the bit definitions above.
117 u8 ctrl0; member in struct:f01_device_control
412 &f01->device_control.ctrl0);
422 f01->device_control.ctrl0 &= ~RMI_F01_CTRL0_NOSLEEP_BIT;
425 f01->device_control.ctrl0 |= RMI_F01_CTRL0_NOSLEEP_BIT;
434 if ((f01->device_control.ctrl0 & RMI_F01_CTRL0_SLEEP_MODE_MASK) !=
438 f01->device_control.ctrl0 &= ~RMI_F01_CTRL0_SLEEP_MODE_MASK;
441 f01->device_control.ctrl0 |= RMI_F01_CTRL0_CONFIGURED_BIT;
444 f01->device_control.ctrl0);
590 f01->device_control.ctrl0);
[all...]
/linux-master/drivers/crypto/bcm/
H A Dspu2.c307 /* Dump FMD ctrl0. The ctrl0 input is in host byte order */
308 static void spu2_dump_fmd_ctrl0(u64 ctrl0) argument
321 packet_log(" FMD CTRL0 %#16llx\n", ctrl0);
322 if (ctrl0 & SPU2_CIPH_ENCRYPT_EN)
327 ciph_type = (ctrl0 & SPU2_CIPH_TYPE) >> SPU2_CIPH_TYPE_SHIFT;
332 ciph_mode = (ctrl0 & SPU2_CIPH_MODE) >> SPU2_CIPH_MODE_SHIFT;
337 cfb = (ctrl0 & SPU2_CFB_MASK) >> SPU2_CFB_MASK_SHIFT;
340 proto = (ctrl0 & SPU2_PROTO_SEL) >> SPU2_PROTO_SEL_SHIFT;
343 if (ctrl0
559 u64 ctrl0; local
617 u64 ctrl0 = 0; local
1190 u64 ctrl0; local
[all...]
H A Dspu2.h76 __le64 ctrl0; member in struct:SPU2_FMD
89 /* FMD ctrl0 field masks */
/linux-master/drivers/pinctrl/intel/
H A Dpinctrl-cherryview.c630 u32 ctrl0, ctrl1; local
633 ctrl0 = chv_readl(pctrl, offset, CHV_PADCTRL0);
637 if (ctrl0 & CHV_PADCTRL0_GPIOEN) {
642 mode = ctrl0 & CHV_PADCTRL0_PMODE_MASK;
648 seq_printf(s, "0x%08x 0x%08x", ctrl0, ctrl1);
809 u32 ctrl0; local
813 ctrl0 = chv_readl(pctrl, offset, CHV_PADCTRL0) & ~CHV_PADCTRL0_GPIOCFG_MASK;
815 ctrl0 |= CHV_PADCTRL0_GPIOCFG_GPI << CHV_PADCTRL0_GPIOCFG_SHIFT;
817 ctrl0 |= CHV_PADCTRL0_GPIOCFG_GPO << CHV_PADCTRL0_GPIOCFG_SHIFT;
818 chv_writel(pctrl, offset, CHV_PADCTRL0, ctrl0);
838 u32 ctrl0, ctrl1; local
920 u32 ctrl0, pull; local
1102 u32 ctrl0, cfg; local
1118 u32 ctrl0; local
1135 u32 ctrl0, direction; local
[all...]
/linux-master/drivers/media/platform/nxp/
H A Dimx-pxp.c763 u32 ctrl0; local
765 ctrl0 = 0;
766 ctrl0 |= BF_PXP_DATA_PATH_CTRL0_MUX15_SEL(3);
768 ctrl0 |= BF_PXP_DATA_PATH_CTRL0_MUX14_SEL(1);
769 ctrl0 |= BF_PXP_DATA_PATH_CTRL0_MUX13_SEL(3);
771 ctrl0 |= BF_PXP_DATA_PATH_CTRL0_MUX12_SEL(0);
773 ctrl0 |= BF_PXP_DATA_PATH_CTRL0_MUX11_SEL(1);
774 ctrl0 |= BF_PXP_DATA_PATH_CTRL0_MUX10_SEL(3);
775 ctrl0 |= BF_PXP_DATA_PATH_CTRL0_MUX9_SEL(3);
777 ctrl0 |
793 u32 ctrl0; local
825 u32 ctrl0; local
[all...]
/linux-master/sound/soc/codecs/
H A Dadau1977.c299 unsigned int ctrl0, ctrl0_mask; local
317 ctrl0 = fs;
322 ctrl0 |= ADAU1977_SAI_CTRL0_FMT_RJ_16BIT;
325 ctrl0 |= ADAU1977_SAI_CTRL0_FMT_RJ_24BIT;
367 ctrl0_mask, ctrl0);
499 unsigned int ctrl0, ctrl1, drv; local
549 ctrl0 = ADAU1977_SAI_CTRL0_SAI_TDM_2;
552 ctrl0 = ADAU1977_SAI_CTRL0_SAI_TDM_4;
555 ctrl0 = ADAU1977_SAI_CTRL0_SAI_TDM_8;
558 ctrl0
619 unsigned int ctrl0 = 0, ctrl1 = 0, block_power = 0; local
[all...]
H A Dadau17x1.c566 unsigned int ctrl0, ctrl1; local
572 ctrl0 = ADAU17X1_SERIAL_PORT0_MASTER;
576 ctrl0 = 0;
595 ctrl0 |= ADAU17X1_SERIAL_PORT0_PULSE_MODE;
600 ctrl0 |= ADAU17X1_SERIAL_PORT0_PULSE_MODE;
611 ctrl0 |= ADAU17X1_SERIAL_PORT0_BCLK_POL;
617 ctrl0 |= ADAU17X1_SERIAL_PORT0_BCLK_POL;
625 ctrl0 |= ADAU17X1_SERIAL_PORT0_LRCLK_POL;
634 ctrl0);
/linux-master/drivers/mmc/host/
H A Dmxs-mmc.c87 u32 ctrl0, ctrl1; local
94 ctrl0 = BM_SSP_CTRL0_IGNORE_CRC;
111 ctrl0 |= BM_SSP_CTRL0_SDIO_IRQ_CHECK;
115 writel(ctrl0, ssp->base + HW_SSP_CTRL0);
253 u32 ctrl0, cmd0, cmd1; local
255 ctrl0 = BM_SSP_CTRL0_ENABLE | BM_SSP_CTRL0_IGNORE_CRC;
260 ctrl0 |= BM_SSP_CTRL0_SDIO_IRQ_CHECK;
264 ssp->ssp_pio_words[0] = ctrl0;
288 u32 ctrl0, cmd0, cmd1; local
297 ctrl0
360 u32 ctrl0, cmd0, cmd1, val; local
[all...]
/linux-master/drivers/net/can/cc770/
H A Dcc770.c144 cc770_write_reg(priv, msgobj[mo].ctrl0,
163 cc770_write_reg(priv, msgobj[mo].ctrl0,
184 cc770_write_reg(priv, msgobj[mo].ctrl0,
192 cc770_write_reg(priv, msgobj[mo].ctrl0,
264 cc770_write_reg(priv, msgobj[mo].ctrl0,
267 cc770_write_reg(priv, msgobj[mo].ctrl0,
398 cc770_write_reg(priv, msgobj[mo].ctrl0,
423 cc770_write_reg(priv, msgobj[mo].ctrl0,
613 if (!(cc770_read_reg(priv, msgobj[mo].ctrl0) &
631 cc770_write_reg(priv, msgobj[mo].ctrl0,
644 u8 ctrl0, ctrl1; local
[all...]
H A Dcc770.h14 u8 ctrl0; member in struct:cc770_msgobj
/linux-master/drivers/spi/
H A Dspi-mxs.c175 u32 ctrl0; local
192 ctrl0 = readl(ssp->base + HW_SSP_CTRL0);
193 ctrl0 &= ~(BM_SSP_CTRL0_XFER_COUNT | BM_SSP_CTRL0_IGNORE_CRC |
195 ctrl0 |= BM_SSP_CTRL0_DATA_XFER;
198 ctrl0 |= BM_SSP_CTRL0_READ;
210 ctrl0 |= BM_SSP_CTRL0_IGNORE_CRC;
213 ctrl0 &= ~BM_SSP_CTRL0_XFER_COUNT;
214 ctrl0 |= min;
217 dma_xfer[sg_count].pio[0] = ctrl0;
/linux-master/drivers/thermal/
H A Darmada_thermal.c324 u32 ctrl0; local
333 regmap_read(priv->syscon, data->syscon_control0_off, &ctrl0);
334 ctrl0 &= ~CONTROL0_TSEN_START;
335 regmap_write(priv->syscon, data->syscon_control0_off, ctrl0);
338 ctrl0 &= ~(CONTROL0_TSEN_MODE_MASK << CONTROL0_TSEN_MODE_SHIFT);
343 ctrl0 |= CONTROL0_TSEN_MODE_EXTERNAL <<
346 ctrl0 &= ~(CONTROL0_TSEN_CHAN_MASK << CONTROL0_TSEN_CHAN_SHIFT);
347 ctrl0 |= (channel - 1) << CONTROL0_TSEN_CHAN_SHIFT;
351 regmap_write(priv->syscon, data->syscon_control0_off, ctrl0);
355 ctrl0 |
[all...]
/linux-master/drivers/net/wireless/realtek/rtw89/
H A Dpci_be.c411 u32 ctrl0, cfg0, cfg1, dec_ctrl, idle_ltcy, act_ltcy, dis_ltcy; local
413 ctrl0 = rtw89_read32(rtwdev, R_BE_LTR_CTRL_0);
414 if (rtw89_pci_ltr_is_err_reg_val(ctrl0))
437 ctrl0 |= B_BE_LTR_HW_EN;
441 ctrl0 &= ~B_BE_LTR_HW_EN;
460 rtw89_write32(rtwdev, R_BE_LTR_CTRL_0, ctrl0);
/linux-master/drivers/power/supply/
H A Dtps65090-charger.c64 uint8_t ctrl0 = 0; local
70 &ctrl0);
78 (ctrl0 | TPS65090_CHARGER_ENABLE));
/linux-master/drivers/iio/proximity/
H A Dsx9310.c751 unsigned int ctrl0; local
753 ret = regmap_read(data->regmap, SX9310_REG_PROX_CTRL0, &ctrl0);
759 ctrl0 | SX9310_REG_PROX_CTRL0_SENSOREN_MASK);
769 regmap_write(data->regmap, SX9310_REG_PROX_CTRL0, ctrl0);
937 u8 ctrl0; local
948 ctrl0 = data->suspend_ctrl & ~SX9310_REG_PROX_CTRL0_SENSOREN_MASK;
949 ret = regmap_write(data->regmap, SX9310_REG_PROX_CTRL0, ctrl0);
/linux-master/drivers/net/ethernet/huawei/hinic/
H A Dhinic_hw_eqs.c425 u32 val, ctrl0; local
438 ctrl0 = HINIC_AEQ_CTRL_0_SET(msix_entry->entry, INT_IDX) |
444 val |= ctrl0;
457 ctrl0 = HINIC_CEQ_CTRL_0_SET(msix_entry->entry, INTR_IDX) |
464 val |= ctrl0;
552 ceq_ctrl.ctrl0 = get_ctrl0_val(eq, addr);
H A Dhinic_hw_dev.h330 u32 ctrl0; member in struct:hinic_ceq_ctrl_reg
/linux-master/drivers/net/ethernet/chelsio/inline_crypto/ch_ipsec/
H A Dchcr_ipsec.c472 u32 ctrl0, qidx; local
488 ctrl0 = TXPKT_OPCODE_V(CPL_TX_PKT_XT) | TXPKT_INTF_V(pi->tx_chan) |
495 cpl->ctrl0 = htonl(ctrl0);
/linux-master/drivers/media/i2c/
H A Dds90ub953.c986 u8 ctrl0, ctrl1; local
993 ret = ub953_read(priv, UB953_REG_CLKOUT_CTRL0, &ctrl0);
1008 mul = ctrl0 & 0x1f;
1019 mul = ctrl0 & 0x1f;
1020 hs_clk_div = 1 << (ctrl0 >> 5);
/linux-master/drivers/net/wireless/ath/ath9k/
H A Dar9003_paprd.c141 static const u32 ctrl0[3] = { local
184 REG_RMW_FIELD(ah, ctrl0[i],
198 REG_RMW_FIELD(ah, ctrl0[i],
/linux-master/drivers/net/ethernet/chelsio/cxgb4/
H A Dsge.c1492 u32 wr_mid, ctrl0, op, sgl_off = 0; local
1694 ctrl0 = TXPKT_OPCODE_V(CPL_TX_PKT_XT) | TXPKT_INTF_V(pi->tx_chan) |
1697 ctrl0 |= TXPKT_TSTAMP_F;
1700 ctrl0 |= TXPKT_OVLAN_IDX_V(q->dcb_prio);
1702 ctrl0 |= TXPKT_T5_OVLAN_IDX_V(q->dcb_prio);
1704 cpl->ctrl0 = htonl(ctrl0);
1997 cpl->ctrl0 = cpu_to_be32(TXPKT_OPCODE_V(CPL_TX_PKT_XT) |
2321 cpl->ctrl0 = cpu_to_be32(TXPKT_OPCODE_V(CPL_TX_PKT_XT) |
2659 u32 ctrl0, ndes local
[all...]
/linux-master/drivers/video/fbdev/mmp/hw/
H A Dmmp_ctrl.h1025 u32 ctrl0; member in struct:dsi_lcd_regs
1057 u32 ctrl0; member in struct:dsi_regs
/linux-master/drivers/net/ethernet/marvell/mvpp2/
H A Dmvpp2_main.c6341 u32 old_ctrl0, ctrl0; local
6345 old_ctrl0 = ctrl0 = readl(port->base + MVPP2_GMAC_CTRL_0_REG);
6349 ctrl0 &= ~MVPP2_GMAC_PORT_TYPE_MASK;
6386 ctrl0 |= MVPP2_GMAC_PORT_TYPE_MASK;
6389 if (old_ctrl0 != ctrl0)
6390 writel(ctrl0, port->base + MVPP2_GMAC_CTRL_0_REG);

Completed in 345 milliseconds

12