Searched refs:UVD_CGC_CTRL__MMSCH_MODE_MASK (Results 1 - 13 of 13) sorted by path

/linux-master/drivers/gpu/drm/amd/include/asic_reg/vcn/
H A Dvcn_2_0_0_sh_mask.h1976 #define UVD_CGC_CTRL__MMSCH_MODE_MASK 0x80000000L macro
H A Dvcn_2_5_sh_mask.h2024 #define UVD_CGC_CTRL__MMSCH_MODE_MASK 0x80000000L macro
H A Dvcn_2_6_0_sh_mask.h3695 #define UVD_CGC_CTRL__MMSCH_MODE_MASK 0x80000000L macro
H A Dvcn_3_0_0_sh_mask.h2754 #define UVD_CGC_CTRL__MMSCH_MODE_MASK 0x80000000L macro
H A Dvcn_4_0_0_sh_mask.h132 #define UVD_CGC_CTRL__MMSCH_MODE_MASK 0x80000000L macro
H A Dvcn_4_0_3_sh_mask.h132 #define UVD_CGC_CTRL__MMSCH_MODE_MASK 0x80000000L macro
[all...]
H A Dvcn_4_0_5_sh_mask.h128 #define UVD_CGC_CTRL__MMSCH_MODE_MASK 0x80000000L macro
H A Dvcn_5_0_0_sh_mask.h132 #define UVD_CGC_CTRL__MMSCH_MODE_MASK 0x80000000L macro
/linux-master/drivers/gpu/drm/amd/amdgpu/
H A Dvcn_v2_5.c639 | UVD_CGC_CTRL__MMSCH_MODE_MASK);
716 UVD_CGC_CTRL__MMSCH_MODE_MASK);
H A Dvcn_v3_0.c761 | UVD_CGC_CTRL__MMSCH_MODE_MASK);
860 UVD_CGC_CTRL__MMSCH_MODE_MASK);
919 | UVD_CGC_CTRL__MMSCH_MODE_MASK);
H A Dvcn_v4_0.c727 | UVD_CGC_CTRL__MMSCH_MODE_MASK);
870 | UVD_CGC_CTRL__MMSCH_MODE_MASK);
H A Dvcn_v4_0_3.c564 | UVD_CGC_CTRL__MMSCH_MODE_MASK);
H A Dvcn_v4_0_5.c662 | UVD_CGC_CTRL__MMSCH_MODE_MASK);
805 | UVD_CGC_CTRL__MMSCH_MODE_MASK);

Completed in 1101 milliseconds